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Abstract 
Over the last few years, significant advancements in the SiC power MOSFET fabrication 
technology has led to their wide commercial availability from various manufacturers. As a 
result, they have now transitioned from being a research activity to becoming an industrial 
reality. SiC power MOSFET technology offers great benefits in the electrical energy conversion 
domain which have been widely discussed and partially demonstrated. Superior material 
properties of SiC and the consequent advantages are both later discussed here. For any new 
device technology to be widely implemented in power electronics applications, it’s crucial to 
thoroughly investigate and then validate for robustness, reliability and electrical parameter 
stability requirements set by the industry. 
This thesis focuses on device characterisation of state-of-the-art SiC power MOSFETs from 
different manufacturers during short circuit and avalanche breakdown operation modes 
under a wide range of operating conditions. The functional characterisation of packaged DUTs 
was thoroughly performed outside of the safe operating area up until failure test conditions 
to obtain absolute device limitations. For structural characterisation, Infrared thermography 
on bare die DUTs was also performed with an aim to observe hotspots and/or degradation of 
the structural features of the device. The experimental results are also complemented by 2D 
TCAD simulation results in order to get a further insight into the underlying physical 
mechanisms behind failure during such operation regimes. Moreover, the DUTs were also 
tested for body diode characterisation with an aim to observe degradation and instability of 
electrical device parameters which may adversely affect the performance of the overall 
system. Such investigations are really important and act as a feedback to device 
manufacturers for further technological improvements in order to overcome the highlighted 
issues with an aim to bring about advancements in device design to meet the ever-increasing 
demands of power electronics.  
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1. Background and motivation 
Nowadays, energy efficiency is central to every system due to limited non-renewable fuel 
resources and an increased awareness regarding climate change. Furthermore, as the energy 
demand of the world is continuously increasing with time due to increased urbanization and 
electrification, more efficient and reliable renewable energy generation solutions such as 
wind and photovoltaic (PV) are required. In order to meet the ever-increasing energy demands 
around the globe, it is foreseen that the trend towards more electrical systems will continue 
and accelerate over the next years. In particular, increased attention is given to advancements 
in power electronics which will eventually result in a much more efficient generation as well 
as management of electrical energy. Of course, it is only possible subject to the robustness 
and reliability assessment of semiconductor power devices (also known as switches) which 
are the most fundamental components within power conversion system, known as power 
converters. A power converter is an electronic circuit which performs conversion of electrical 
characteristics (i.e. current and voltage) in order to transfer energy from source to the load 
[1]. Moreover, newer device technologies with higher voltage, higher current, and higher 
switching frequency are also much needed to accommodate the growing needs of energy 
storage technologies and smart grid technologies [2]. 
Ideally, it is expected that energy conversion is as efficient as possible by minimising energy 
losses within the process. Definition of an ideal switch features the ability to conduct infinite 
current with zero on-state voltage drop (i.e. conductor like behaviour) and block infinite 
voltage with zero off-state current flow (i.e. insulator like behaviour) along with instantaneous 
switching without energy loss between ON and OFF states. The semiconductor devices offer 
an approximation of these features to a reasonable extent. Nevertheless, in practice, power 
device design is usually characterised by trade-offs between on-state, switching, and off-state 
performance. The ability of a power device to closely approximate an ideal switch is an 
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important figure of merit, therefore, it plays an important role as competition amongst 
manufacturers and is one of the key parameters when it comes to device selection [3]. 
Currently, the power semiconductor industry is majorly served by silicon (Si) semiconductor 
material as Si device fabrication technology has evolved over the years to provide mature, 
reliable and robust technologies in abundant volumes at remarkably low costs. Even though 
state-of-the-art Si device technologies are always improving, the material itself possess 
performance limitations due to its intrinsic physical properties. However, as mentioned 
earlier, increasing demands for energy generation and efficiency require device solutions that 
outperform Si-based devices to more closely resemble an ideal switch. Moreover, some 
demanding power electronics domains such as automotive, railway traction, aerospace, and 
military applications also require power devices to operate under really harsh conditions. In 
order for Si-based devices to meet these stringent requirements, expensive cooling systems 
with a large number of devices connected in series and parallel are needed along with active 
or passive snubbers. This will lead to an increase in the size and weight of power converter 
which is highly undesired. Therefore, to fulfil such requirements is only possible due to wide 
bandgap (WBG) materials, thanks to their superior material properties. Power devices made 
from WBG materials outperform Si devices allowing them to penetrate newer and advanced 
power conversion domains not possible to be served previously by Si technology as well as 
improve existing conversion processes within which Si is widely used. Most commonly used 
WBG materials are silicon carbide (SiC), gallium nitride (GaN) and Diamond. The work carried 
out within this thesis focuses on SiC power MOSFETs. Power MOSFETs are particularly of 
interest since they are normally OFF transistors with non-dissipative gate control. They have 
bi-directional current conduction capability which makes them really attractive for advanced 
power conversion applications allowing to minimise the number of devices. The superior 
material properties enable devices made out of SiC to have higher switching frequencies, 
operational temperatures, power density levels and breakdown voltages as well as lower 
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switching and conduction losses to offer improved efficiency. These features also enable to 
significantly decrease size, weight, and volume of power converters due to a reduction in the 
size of heatsinks and passive components which are of strategic importance in certain power 
electronics applications. The higher bandgap, higher breakdown field, higher thermal 
conductivity and significantly lower intrinsic carrier concentrations are the some of the key 
superior properties of SiC semiconductor material due to which, the above-mentioned 
benefits could be brought into realization in power converters [4]. These properties are 
discussed in further detail in section 2.1 of the thesis. 
SiC power MOSFET technology had been severely plagued by huge densities of defects in the 
crystal and oxide-semiconductor interface. However, after substantial and continued research 
efforts and consequent developments in device fabrication technology, SiC power MOSFETs 
have started to gain popularity over the recent years within the power electronics community 
and as a result, they are now a commercial reality readily available to be purchased (as a 
discrete device and in modules) from different manufacturers [5]. Not only that, research 
activities are also well underway to manufacture power electronics circuitry entirely using SiC 
devices and several studies have demonstrated all SiC-based converters. As also mentioned in 
[6], SiC power devices may also be found implemented in some commercial power systems 
which is a great step towards achieving a wide scale deployment of these devices in future 
commercial systems. Converter efficiencies as high as > 99% for SiC have been reported in 
various literature materials. Some of these investigations could be found in [7-9]. 
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1.1. Research Motivation, Aims, and Objectives 
Alongside technological advancements in the SiC device fabrication technology also comes the 
need to assess the performance, robustness and reliability characterisation of those devices. 
Extensive characterisation of any new device technology is an important industrial 
requirement prior to their wide-scale deployment in commercial electronics circuitry. In 
general, it is expected for a device to be able to operate at a voltage, current, and/or 
temperature well above the nominal continuous ratings given in the datasheet. Dynamic 
transient characterisation such as short circuit (SC) and unclamped inductive switching (UIS) 
are two of the widely considered operation modes. These operating conditions are really 
stressful for the device and devices could possibly be frequently subjected to such operating 
condition in power converters. Such assessments are crucial to investigate device operation 
and determine absolute device limitations outside of the safe operating area (SOA). SOA 
determines the voltage and current boundaries (usually set in the datasheet by the 
manufacturer) within which the device should be operated to avoid any destructive failure. 
 SC is a key withstand capability test procedure for semiconductor devices within the 
power electronics industry. It is, in particular, relevant to drives application (80% of 
the power electronic applications) and aims to assess their robustness i.e. short circuit 
withstand time (tSC), the usual industrial requirement of tSC ≥ 10 µs to allow for the 
intervention of protection circuitry, under various different operational conditions. It 
is crucial to perform extensive characterization of SiC devices in order to assess the 
absolute device limitations to feedback the semiconductor manufacturing industry for 
aiding future development with SiC device manufacturing technology. The SC 
experimental results consisting of both single pulse and aging tests are presented 
here. The tests were performed on start-of-the-art commercial 1.2 kV rated SiC power 
MOSFETs from various manufacturers. The experimental results are then further 
complemented by electro-thermal simulation to understand the failure mechanism. 
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 Power MOSFETs are widely used in high switching frequency power electronics 
applications driving inductive loads such as motor drive applications. At turn-off, the 
sudden interruption of current in inductive load and/or parasitic elements results in 
back EMF (electromagnetic force) being produced which could force the device into a 
drain-to-source avalanche. Avalanche rugged power MOSFETs are expected to 
withstand time in avalanche (tAV) and be able to also dissipate energy during 
avalanche (EAV) outside of the SOA under a range of operating conditions. EAV is an 
important figure of merit for all applications requiring load dumping and/or to 
benefit from snubber-less converter design. Failure of the device may occur as a 
result of this harsh switching transient. Here, both single pulse capability and aging 
tests are of interest. Therefore, extensive characterisation during avalanche 
breakdown operation comprising of experimental and simulation results are 
presented here in this chapter. The tests were performed on state-of-the-art 
commercial 1.2 kV rated SiC power MOSFETs from various manufacturers. To better 
understanding the failure mechanism, electro-thermal simulations were also 
performed. 
 Another important feature of a power MOSFET is its intrinsic body diode which could 
be used for current freewheeling in inverters subject to their stable operation. 
Moreover, making use of the body diode also eliminates the need for an anti-parallel 
diode resulting in a reduction of cost and number of components. It is therefore 
important to assess the stability of relevant electrical parameters prior to be 
benefiting from this feature. Therefore, body diode reliability of 1.2 kV SiC power 
MOSFETs were investigated within an inverter operation and relevant electrical 
parameters were monitored at regular intervals. Moreover, devices were also 
subjected to static stress in order to reassure the results obtained. 
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1.2. Thesis Outline 
This thesis consists of seven chapters. A brief overview of the chapters to follow is included 
here: 
Chapter 2: This chapter starts with a comparison of relevant material properties of Si and SiC 
semiconductor material followed by a brief overview of power MOSFET operation and recent 
SiC developments. The last section includes a brief description of some of the device 
qualification methodologies widely used for device characterisation within power electronics 
community. 
Chapter 3: This chapter discusses different experimental methodologies which were 
implemented for device characterisation investigation. More specifically, double pulse test 
circuit operation is described which was used for SC and UIS tests with slight modifications. 
Furthermore, 2-level 3-phase inverter setup is also explained which was used for body diode 
characterisation. The second section of this chapter talks about fast transient infrared 
thermography technique used on bare dies for structural characterisation. Moreover, 
simulation technique for electro-thermal mixed mode simulations is also discussed here to 
finish off this chapter. 
Chapter 4: A range of functional and structural experimental results for SC at different test 
conditions on packaged and bare die devices are presented. Aging test results are also 
included. In the second section, simulation results showing physical mechanism responsible 
for the failure of the device are discussed. Finally, the chapter ends with a discussion on 
experimental and simulation results highlighting the possible failure mechanisms during SC. 
Chapter 5: This chapter presents experimental results during UIS test condition to investigate 
the avalanche breakdown operation of SiC power MOSFETs. Again, a range of results on 
packaged and bare die devices are presented here along with aging tests. The experimental 
results are followed by simulation results discussing failure mechanism are presented. Lastly, 
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a discussion section is included to discuss experimental and simulation results as well as 
highlighting the possible failure mechanism.   
Chapter 6: This chapter discusses the body diode reliability investigation of SiC power 
MOSFETs. The body diode of the MOSFET was stressed within an inverter operation and 
stability of relevant electrical parameters i.e. body diode forward voltage drop (VF) and drain 
leakage current (ILEAK) were monitored which are included here. Devices were also stressed 
under static conditions to reconfirm the findings obtained. 
Chapter 7: This is the last chapter of the thesis. Here, conclusions and future works are 
discussed. 
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2. Review of Power Semiconductor devices 
Silicon (Si) is the most popular base material for manufacturing power semiconductor devices. 
A broad range of applications is currently being successfully served by unipolar and bipolar 
devices developed from Si since the 1950s. Silicon carbide (SiC) semiconductor material, a 
wide bandgap (WBG) material, has superior physical properties as compared to Si and 
therefore, power devices made from SiC are much more promising in various aspects as will 
be discussed here in the next section. Efforts have been made in the past to develop 
semiconductor devices using SiC but the manufacturing technology has been highly plagued 
with high densities of defects in the crystal and gate oxide. However, relatively recently from 
2000 onwards, significant advancements have been made in SiC power device manufacturing 
technology which has resulted in their wide commercial availability. Undoubtedly, Si-based 
device technology is mature but its intrinsic material properties restrict their performance in 
higher switching frequency, higher temperature, higher voltage and higher power 
applications. Nevertheless, Si device technology is also consistently improving even at the 
time of writing this thesis but due to its inherent material properties, its overall benefits could 
never be anywhere near to what SiC has to offer. For this reason, WBG materials especially 
SiC are heavily researched upon with the aim of further improving device technology to utilize 
the benefits of the inherent material properties to take power electronic conversion 
technology to the next level [10, 11]. The superior physical properties (discussed in later 
sections) on offer from SiC material will provide cutting-edge technology development, 
leading to weight and volume reduction of the future electrical energy handling equipment 
(such as power converters, inverters, switch mode power supplies etc.). In order to explore 
new power electronics application areas (e.g. more electric aircraft, avionics, military 
applications, railway traction etc.) where silicon cannot be used due to its physical limitations, 
it is paramount that new WBG device technologies are explored to be able to develop power 
electronics circuitry for high power and switching frequency applications [4, 12, 13]. 
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This chapter contains three section. Section 2.1 includes a brief comparison and summary of 
fundamental material properties of Si and SiC. The overview of a power MOSFET and the 
recent advancements for SiC devices are discussed in section 2.2. Lastly, section 2.3 gives a 
brief description of various different characterisation techniques used for power devices. 
2.1. Comparison of Si and SiC material properties 
Different crystal structures of SiC known as polytypes are produced which are chemically 
identical to contain the same amount of Si and Carbon (C) atoms covalently bonded to each 
other but differ in electrical properties even though their chemical formula is the same. The 
three major polytypes of SiC are 3C, 4H, and 6H.  
Table 2.1: Fundamental material properties of Si and SiC [10, 11, 14-16] 
Property Units 
Silicon 
(Si) 
Silicon Carbide (SiC) 
4H 6H 3C 
Band gap Energy (Eg) [14] eV 1.1 3.23 3.20 2.36 
Breakdown Field (EBRK) [14] MV/cm 0.3 2.0 2.4 1.2 
Electron Mobility cm2/V·s 1400 1000 400 800 
Hole Mobility  cm2/V·s 471 115 101 40 
Relative Dielectric Constant (ɛr) - 11.8 9.7 9.7 9.7 
Thermal Conductivity (λth) W/cm·K 1.5 4.9 4.9 3.2 
Melting Point °C 1412 3103 3103 3103 
Intrinsic Carrier Concentration 
(ni) 
cm-3 1 x 1010 5.0 x 10-9 1.6 x 10-6 1.5 x 10-1 
Saturation Drift Velocity (vsat) cm/s 1 X 107 2 X 107 2 X 107 - 
 
The carrier mobilities in 4H polytype of SiC are superior to those of its other polytypes. 
Moreover, 4H polytype is preferred over 6H due to it having identical mobilities along both 
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planes of the semiconductor crystal. Fundamental material properties of Si and SiC relevant 
to power semiconductor devices are presented in Table 2.1 [10]. The material properties 
mentioned here are discussed in detail in the next subsections. 
2.1.1. Breakdown Field (EBRK) 
The breakdown field for 4H-SiC is 2.0 MV/cm which is approximately seven times bigger than 
the breakdown field of Si, 0.3 MV/cm, as given in Table 2.1. Even though the breakdown field 
of 6H-SiC is slightly bigger than 4H-SiC polytype, 4H-SiC is favoured over 6H-SiC in these high 
power vertical devices due to its higher mobility along the c-axis, which refers to the direction 
in which growth of the most epitaxial layers takes place. Here, epitaxial layer/region, also 
known as drift layer/region, is a lightly doped structure within a power device which helps to 
withstand high drain-source voltage by containing the depletion region in the OFF state. The 
breakdown voltage (VBD) for non-fully N- depletion region structures, which is inversely 
proportional to the drift doping concentration, i.e. pn diodes could be expressed as [17]: 
 DRIFT
Cs
BD
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E
V
2
2

 (2.1) 
As also clear from equation 2.1, the higher breakdown field of SiC can allow achieving much 
higher doping levels for the same breakdown voltage level. Moreover, for a given VBD, SiC 
power devices could be made thinner than the Si devices. The minimum width of the N-Drift 
(Wm) region is in general limited by the need to contain the entire depletion region which 
extends with the applied blocking voltage. In SiC, higher critical electric field (EC) implies 
thinner devices as Wm is inversely proportional to EC. The critical electric field is the maximum 
field that the device can sustain prior to the onset of avalanche breakdown mechanism. 
Equation 2.2 approximates the required width of the drift region [18].  
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Figure 2.1: Distribution of electric field within SiC and Si structures (Comparison) [19] 
Thinner devices due to higher EC and doping also means that for the same breakdown voltage, 
SiC devices can have relatively lower on-state resistances as illustrated using Figure 2.1. The 
specific electrical resistance (RS) for n-type drift layer could be expressed using equation 2.3. 
The RS for SiC power devices is approximately five hundred times lower than the Si devices 
due to the higher density of electrons (due to higher doping concentration). For higher 
breakdown voltages, higher doping levels in WBG semiconductors are used than in Si which 
further increases the specific on-state resistance ratio between the Si and SiC power devices. 
Furthermore, thinner devices also reduce the storage of the minority charge carriers in diodes. 
It then allows a decrease in the reverse recovery losses and thus high frequency operation 
could also be achieved which also implies lower switching losses [18].  
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2.1.2. Band-gap Energy (EG) 
SiC is a WBG semiconductor since its band-gap energy (EG) is much larger than Si. Any 
semiconductor material with EG higher than 2 eV is classed as a WBG material e.g. SiC, GaN 
and diamond are some of the most popular ones. The EG of 4H-SiC is 3.23 eV which is three 
times that of Si as shown in Table 2.1. The valence electrons of the semiconductor material 
are required for the complete pairs of covalent bonds with neighbouring atoms. Hence, a 
certain amount of energy defined as band-gap energy (EG) is required to break the electrons 
out of the bonds and into the conduction band, where they move freely and can contribute 
towards conduction of current. This is illustrated by the simplified band-gap energy diagram 
in Figure 2.2. The importance of higher band-gap is that it allows high temperature operation 
for the device. The wider the bandgap of the material, the higher the temperature at which it 
could operate. The intrinsic carrier concentration, dependent on EG and temperature, is an 
important parameter which governs high temperature operation of SiC power devices as 
discussed in detail in the next section. 
 
Figure 2.2: Energy band-gap diagram 
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2.1.3. Intrinsic Carrier Concentration (ni) 
The thermal generation of electron-hole pairs across the energy band-gap of a semiconductor 
determines the intrinsic carrier concentration. In order to calculate its value, energy band-gap 
(EG), as well as the density of states in the valence (NV) and conduction (NC) bands, are 
required. The intrinsic carrier concentration is given by: 
 
kTE
VCi
GeNNnpn
2  (2.4) 
where k is Boltzmann’s constant (1.83 x 10-23 JK-1) and T is the absolute temperature. 
The intrinsic carrier concentration for Si can be calculated to give: 
 Ti eTn
)1002.7(2316 31087.3   (2.5) 
whereas for 4H-SiC, it can be written as: 
 Ti eTn
)1008.2(2316 41070.1   (2.6) 
The intrinsic carrier concentration is a function of EG and temperature. Figure 2.3 shows a plot 
comparison of the intrinsic carrier concentration for Si and SiC over a range of temperature 
from 300 K to 700 K which represent usual operating temperature ranges for power devices. 
It is evident from Figure 2.3 that SiC has an extremely lower intrinsic carrier concentration 
than Si, even at high temperatures. It is also worth noting that the intrinsic carrier 
concentration for Si at room temperature (300 K) is 1.4 x 1010 cm-3 whereas it is just 6.7 x 10-
11 cm-3 for SiC [10]. The maximum temperature limit imposed by a power device is defined as 
the temperature at which the ni reaches a comparable value to the doping concentration of 
the drift region. In that case, the junctions inside the device level out, thus the intended 
operation and control of the device (i.e. electrical characteristics) is lost which could even 
result in destructive failure of the device. 
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Figure 2.3: Comparison of Intrinsic Carrier Concentration for Si and 4H-SiC versus 
temperature [10] 
In the case of Si, at a relatively low temperature of 540 K, the intrinsic carrier concentration 
becomes equal to the typical drift doping concentration of 1 x 1015 cm-3. On the other hand 
for 4H-SiC, even at 700 K, the intrinsic carrier concentration is only 3.9 x 107 cm-3, much lower 
than the normal drift doping levels. The intrinsic carrier concentration becoming comparable 
to the doping concentration results in the development of mesoplasmas. The destructive 
failure in semiconductors occurs due to mesoplasmas which generate current filaments with 
very high current density. Such mechanism is much likely to take place in SiC at much higher 
temperature than in Si. SiC power devices could easily withstand temperature even as high as 
1000 K. However, the maximum operating temperature for a device is rather limited by the 
packaging materials and interconnect technology [1]. Operation at such high temperatures 
also means a significant reduction in cooling system requirements i.e. reduction in size and 
weight of the overall power system. 
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2.1.4. Thermal Conductivity (λth) 
The thermal conductivity for 4H-SiC is 4.9 W/cmK which is approximately three times higher 
than the thermal conductivity of Si, 1.5 W/cmK, as given in Table 2.1. The ability of a material 
to conduct heat is defined as thermal conductivity [20]. The higher the thermal conductivity 
of a material, the faster the rate of transfer of heat generated. The operation of a power 
device is fundamentally characterised by heat generation and self-heating phenomena. 
During steady-state operation of a power device, equation 2.7 defines the maximum allowed 
power dissipation which is as follows: 
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 (2.7) 
where TJ(max) is the maximum junction temperature, TA is the ambient temperature (TJ(max) > 
TA) and Rth is the thermal resistance of the device 
The thermal resistance of the device is dependent on the thermal conductivity as given by 
equation 2.8: 
 dR
th
th 

1  (2.8) 
where d is device thickness 
A higher thermal conductivity value enables a reduction of the thermal resistance of the 
semiconductor device as also expressed in equation 2.8. As a result of Rth reduction, in 
principle, the achievable power density can be increased for a given ΔT. On the other hand, a 
reduction in ΔT could also be achieved for a given power dissipation. The reduction of Rth of 
the semiconductor device itself is clearly advantageous. However, the extent to which this 
feature can be taken advantage of is clearly dependent on the overall thermal resistance value 
of the packaged device [3]. 
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2.1.5. Saturation Drift Velocity (vsat) 
In semiconductors, the presence of electric field results in the acceleration of the carriers. The 
average velocity for carriers (vD) is dependent on the mobility (µ) and electric field (E) as 
expressed using equation 2.9. This linear relationship is only valid for low electric fields up to 
the values of 104 V/cm. 
 EvD   (2.9) 
However, electric fields above this value are usually encountered in power devices. In that 
case, the carrier drift velocity no longer increases proportionally to the electric field. The 
velocity approaches a constant value which is known as the saturated drift velocity (vsat). The 
saturation drift velocity in 4H-SiC is 2.0 x 107 cm/s, twice the saturation drift velocity in Si (1.0 
x 107 cm/s). The vsat can be written as: 
 Csat Ev   (2.10) 
where EC is the critical electric field above which, carrier velocity does not increase further  
The higher saturation drift velocity of SiC allows achieving higher operating frequencies for 
power devices making them suitable for applications requiring high switching frequencies. 
High frequency operation is directly proportional to the EC and vsat, dictated by Johnson’s 
figure of merit equation as discussed in section 2.1.7. Therefore, SiC power devices have much 
higher switching speeds than Si devices [18]. 
2.1.6. Electron and hole mobility (µn and µp) 
Amongst all the material properties discussed here, electron carrier mobility is the only 
property which is not superior to SiC. The electron mobility for SiC is 1000 cm2/Vs as compared 
to 1400 cm2/Vs for Si. Figure 2.4 illustrates the electron mobility comparison between SiC and 
Si versus temperature range of 300 K – 500 K (usual operating temperature range for power 
devices). Such mobility levels are achievable in the drift region (also referred to bulk mobility) 
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however, the mobility in the channel region is still in the range of 15 – 20 cm2/Vs due to large 
density of traps at the SiC/SiO2 interface [21]. Mobility plays an important role in the on-state 
performance of the device i.e. current density. The overall on-state current density is defined 
as: 
 pqDVpqnqDVnqJ ppnn 

  (2.11) 
 
Figure 2.4: Comparison of SiC and Si mobility as a function of lattice temperature [10] 
The overall current density consists of two components: drift and diffusion current. The total 
current is due to the flow of both electrons and holes which are driven by the gradients of 
electrostatic potential and charge carriers’ density within the semiconductor device. It is 
advantageous to design devices which primarily make use of drift current component of only 
one type of charge carrier (desirably electrons since µn > µp) and use the other type of charge 
carrier for diffusion. Due to the superior properties of SiC discussed earlier, it is possible to 
fabricate thinner and high blocking voltage SiC MOSFET chips with on-state resistance 
comparable (or maybe even lower) to Si IGBTs. Another advantage of SiC MOSFETs, unlike Si 
IGBTs, is that they don’t make use of large diffusion current components to achieve the 
acceptable on-state performance which in turn means a significant reduction in charge 
storage effects in the space charge region which contributes towards higher switching 
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performance [3]. Even though the carriers’ mobility is lower in 4H-SiC material as compared 
to Si, all the other benefits achieved due to higher EBRK and larger EG as discussed earlier over 
weigh this constraint, therefore, making SiC so special.   
2.1.7. Figure of Merit (FOM) 
The performance of a power device and semiconductor materials are usually evaluated using 
a value determined from various Figure of Merit (FOM) equation(s) [22]. The higher the value 
is, the better the performance of the semiconductor material. The aim of the proposed FOMs 
is to allow comparison of different theoretical performance which arises from the differences 
in the physical properties of various materials. Some of the well-known and widely used FOMs 
are briefly mentioned below. 
- Baliga’s figure of merit (BFOM) 
Baliga’s FOM is defined using equation 2.10. Its value indicates how the resistance of the drift 
region would be affected due to the material properties of the semiconductor. BFOM is 
inversely proportional to the specific on-state resistance of the drift region [10]. 
 3Cns EBFOM   (2.10) 
Moreover, Baliga also defined a figure of merit (known as Baliga’s high frequency figure of 
merit (BHFFOM)) which evaluated the capability of devices to operate at high switching 
frequency. It is described using equation 2.11 [22]. 
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- Johnson’s figure of merit (JFOM) 
This figure of merit describes how the material parameters of semiconductor devices have an 
impact on the high frequency and high power operation of the devices. JFOM is evaluated 
using equation 2.12 [23]. 
 
2
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4
satC vEJFOM   (2.12) 
 
- Keyes’ figure of merit (KFOM) 
The figure of merit derived by Keyes provided a thermal limitation on the switching behaviour 
of the transistors. KFOM can be calculated using equation 2.13 [24]. 
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Comparison of the above mentioned FOMs is given in Table 2.2. The values presented in Table 
2.2 are normalised with respect to Si. Referring to table 2.2, in principle, SiC outperforms Si 
for all FOMs discussed here.  
Table 2.2: Comparison of normalized figures of merit for Si and 4H-SiC [25] 
Material BFOM BHFFOM JFOM KFOM 
Si 1.0 1.0 1.0 1.0 
4H-SiC 560 69 400 5.1 
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2.2. Overview of Power MOSFET 
The MOSFET (Metal Oxide Semiconductor Field Effect Transistor) is a semiconductor device 
widely used for high power switching applications. It is a normally OFF and voltage controlled 
unipolar device. Nowadays, MOSFET switches are almost present in the majority of the 
mainstream power conversion applications e.g. switch mode power supplies (SMPS) and 
motor drives. The development of the vertical power MOSFET structure in the 1970s proved 
to be a big achievement and a milestone in power electronics at that time as it allowed 
improved performance as compared to the existing power bipolar transistors [26]. Power 
MOSFETs rapidly gained popularity over BJTs within the power electronics community due to 
their simple, efficient and non-dissipative voltage controlled gate drive because of having high 
input impedance. For a long time, Si MOSFETs have been hindered with relatively higher 
conduction losses due to their high on-state resistance (RON). As a result, power MOSFETs 
made out of Si are widely used for applications below 600 V as RON significantly increases at 
higher blocking voltages [4]. As also discussed in section 2.1.3., using SiC as a base material to 
manufacture power MOSFETs allows a significant reduction of RON at a given blocking voltage. 
Engineering samples of SiC power MOSFETs up to 10 kV have been demonstrated within 
power conversion applications in recent publications [27-30]. 
2.2.1. SiC Power MOSFET structure and recent developments 
The planar MOSFET structure is currently the most common structure used for developing SiC 
power MOSFETs. The first planar SiC power MOSFET was made commercially available by 
CREE in 2011 in a TO-247 package [31]. The cross-section of SiC planar MOSFET structure along 
with its schematic symbol is shown in Figure 2.5. It consists of three terminals: gate, drain, 
and source. The MOSFET structure presented here is of a typical n-channel enhancement 
mode device. Since they have lower on-state resistances as compared to p-channel 
enhancement mode devices, therefore, they are the most commonly used devices for power 
switching applications. This structure is also known as vertical-diffused (VD) MOSFET 
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structure. These structures can withstand high voltages mainly due to the thick lightly doped 
N-Drift region. The fabrication process for these structures starts with an N- epitaxial layer 
grown on a heavily doped N+ substrate. 
 
Figure 2.5: Structure of SiC Power D-MOSFET 
The SiC power device technology has been significantly improved over the last 10 to 15 years. 
Some of the main issues had been the size, cost, and quality of SiC crystals being produced. 
Most importantly, the quality and size of the wafers need to be improved significantly with 
really low densities of defects (i.e. density of micropipes (MP) and basal plane dislocations 
(BPDs)) as these epitaxial wafers form the basis of any power devices. Nowadays, 6” (150 mm) 
diameter SiC wafers with MP density ≤ 1/cm3 are widely available to be purchased from the 
market. Recent claims have been made where SiC wafers with densities of MP and BPDs ≤ 
1/cm3 and 5000/cm3 respectively have been demonstrated [32]. Relatively recently in 2015, 
research samples of 8” (200 mm) SiC wafers have also started to emerge onto the market [33]. 
However, 8” SiC wafers are still in the development phase and thus not available to be 
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purchased commercially. The development and growth of larger sizes of SiC crystals (diameter 
≥ 8”) are mainly hindered due to large densities of defects [34]. 
Another critical issue faced within fabrication of power MOSFETs has been the growth of gate 
oxide (SiO2) for the formation of SiC/SiO2 layer.  As the oxide grows during oxidation, carbon 
(C) atoms present in SiC crystal need to be removed by transport through the oxide in the 
form of CO or CO2. The removal of carbon atoms results in a much slower oxide growth rate 
for SiC even though the oxidation process is relatively the same for both Si and SiC. It has not 
been possible to fully remove the carbon atoms and hence unreacted carbon atoms result in 
the formation of clusters which consequently lead to traps (defects) at the SiO2-SiC interface 
[35]. Currently, the density of interface states (Dit) at the SiC/SiO2 interface has been around 
1012 eV-1cm-2 which is about two to three orders of magnitude higher than the comparatively 
matured Si/SiO2 interface (1010 eV-1cm-2). However, recent studies presented in [36, 37] have 
shown to have approximately achieved an order of magnitude reduction in Dit to around 1.5 
x 1011 eV-1cm-2. Large Dit severely reduces interface mobility in the channel due to Coulomb 
scattering phenomenon when the traps are occupied with electrons. Moreover, high Dit has 
also been primarily the cause of Vth instability in SiC power MOSFETs due to trapping/de-
trapping of electrons in these interface states as a result of applied bias between gate and 
source terminals. Instability in Vth is undesirable as it tends to shift operating characteristics 
of the MOSFET and thus may adversely affect their performance within converters. 
SiC power MOSFETs are being developed for blocking voltages well above 600 V due to their 
significantly lower on-state resistance when compared to Si counterparts. Discrete devices 
and modules are now widely manufactured and therefore readily available to purchase from 
various suppliers. Devices with voltage ratings of 650 V, 900 V, 1000 V, 1200 V and 1700 V are 
commercially available within the market. However, 3.3 kV and 6.5 kV SiC power MOSFETs are 
in the development pipeline and are expected to become commercially available in the near 
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future. As a result, SiC power MOSFETs are considered for applications where Si IGBTs were 
previously used (and beyond) to block high voltages and conduct high currents. 
Trench gate structures have also been developed over the last few years. The first trench 
structure was made commercially available by ROHM in 2015. The new SiC trench structure 
outperforms the D-MOSFET structure since it offers 50% lower on-state resistance and 35% 
reduction in input capacitance. The reduction in input capacitance is another benefit that 
leads to a reduction of switching losses by up to 77% as compared to the planar D-MOSFET 
structures. This comparison was performed by ROHM on their 1200 V / 180 A rated planar 
and trench modules [38]. Undoubtedly, switching faster reduces switching losses and helps 
improve system efficiency. The careful power plane and gate driver circuit designs are crucial 
to keeping parasitic inductances to the minimal to avoid voltage overshoot at the drain and 
ringing at the gate terminals as later discussed in chapter 3 of the thesis. Lastly, a complete 
timeline has been presented in Figure 2.6, summarising all the recent developments for SiC 
power devices. 
 
Figure 2.6: Timeline of developments for SiC power devices [5] 
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2.2.2. Operation and characteristics of a SiC Power MOSFET 
The basic operation of a MOSFET switch involves the formation of a conductive channel when 
the applied VGS exceeds the threshold voltage (VGS(th)). The Vth of SiC power MOSFETs is in the 
range of 2 V to 4 V. The drain current (ID) then starts to flow when a positive voltage is applied 
to the drain terminal. The application of positive bias at the gate terminal attracts n-type 
carriers (electrons) in the P-well underneath the gate oxide thus forming a thin layer of 
conduction electrons (majority carriers). The formation of a channel (also known as inversion 
layer) provides a path for the current to flow from the drain to the source terminal. However, 
the flow of current is facilitated by the high electric field inside the structure as a result of the 
applied VDS at the drain terminal. When the device conducts current, it is defined to be in the 
ON-state. On the other hand, no channel is formed underneath the gate in the P-well if VGS is 
lower than VGS(th) i.e. VGS is either zero or negative. In this case, the conduction of drain current 
is blocked. As a result, the device supports high voltage applied at the drain terminal. Here, 
the device blocks voltage and does not conduct current, therefore, it is said to be in the OFF-
state. However, drain leakage current always flow. This explains the basic analogy of a 
MOSFET switch as to how it conducts current and blocks voltage [10, 39]. Depending on the 
device design, there is always an absolute maximum blocking voltage that the device could 
withstand. If the voltage between drain and source terminals ever reaches a critical value also 
known as breakdown voltage, the reverse biased body diode breaks down which results in 
significant current flow. This mechanism of current flow between drain and source is termed 
as avalanche breakdown as discussed in detail in the later sections of the thesis. 
Power MOSFET is a bidirectional current switch and therefore, drain current during ON-state 
can also flow in the reverse direction (from source to drain via the channel) if the potential 
applied at the drain is lower than the source terminal. The pn junction of P-Body and N-Drift 
region forms an intrinsic body diode within the MOSFET. Due to the N+ substrate region, the 
intrinsic body diode is essentially a PiN diode. The diode becomes forward biased if the 
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MOSFET is in the OFF-state and positive voltage exceeding the on-state forward voltage drop 
of the body diode (VF) is applied at the source terminal with respect to the drain terminal. The 
VF of the body diode is around 2.5 V to 2.7 V. The presence of intrinsic body diode in the 
MOSFET structure eliminates the need of anti-parallel diode for current freewheeling in 
inverter applications. At the same time, the presence of intrinsic body diode and the ability of 
a power MOSFET to conduct reverse current allows synchronous rectification within inverters. 
Synchronous rectification within inverters is desirable as it helps reduce the overall losses 
associated with semiconductor devices as also discussed in section 3.1.4 [4]. However, 
reliability assessment of the intrinsic body diode is crucial prior to making use of this feature. 
The change in electrical parameters such as VF and ILEAK over a relatively short amount of time 
is undesirable as it can adversely affect the inverter’s performance. 
The total drain to source on-state resistance RDS(on) of a MOSFET device could be divided into 
various different parts such as the channel, JFET region (and drift region along with the 
resistance of the packaging i.e. electrode contacts etc. A MOSFET structure showing different 
resistance components which make up RDS(on) is shown in Figure 2.7. The RDS(on) is the sum of 
all these components and can be calculated using equation 2.13. In the case of Si power 
devices, RDS(on) is mainly dominated by the N-Drift layer resistance (RD) within high voltage 
power devices. However, this doesn’t apply to SiC power devices as SiC power devices for the 
same breakdown voltage are relatively much thinner than the Si counterparts. 
MISCSUBDJFETACCCHSOURCEONDS RRRRRRRR )(   (2.13) 
where RSOURCE = Source diffusion resistance; RCH = Channel resistance; RACC = Accumulation 
resistance; RJFET = JFET region resistance; RD = Drain region resistance; RSUB = Substrate 
resistance and RMISC = Package related resistance 
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Figure 2.7: Internal resistances within a Power MOSFET 
Transfer and output characteristics form the basic form of understanding about the operation 
of a MOSFET as a switch. It is essentially a VGS controlled electronic switch. So, for an applied 
VDS voltage, the amount of drain current (ID) which would flow through the switch is 
determined by the applied VGS. This relationship is best described by the ID-VGS transfer 
characteristics. The typical representation of transfer characteristics of a SiC power MOSFET 
at two different TCASE and a given VDS are presented in Figure 2.8. SiC power MOSFET is a 
thermally unstable device since ID during on-state has both a positive and negative 
temperature coefficient (αT) which is dependent on the value of VGS and VDS. The ID-VGS curves 
for two different TCASE (T2 > T1) also have an intersection point (also known as zero temperature 
coefficient ZTC) which helps to identify the range of VGS for both operation modes. To the left 
of the intersection point, the device exhibits unstable electro-thermal operation mode as αT 
is positive. Here, higher temperature gives higher ID (i.e. Vth plays an important role as it 
decreases with the increase of temperature to give more current at a fixed VGS). To the right 
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of the intersection point is the stable mode of operation for the device as αT is negative. When 
αT is negative, ID decreases as temperature is increased (i.e. RDS,ON plays its role as it increases 
with the increase of temperature to give a decrease in ID). 
 
Figure 2.8: Typical transfer characteristics of a SiC power MOSFET 
If the dependence of drain current on temperature is considered to be linear, it could then be 
described using equation 2.14 as follows:  
      00 TTTITI JTDJD    (2.14) 
In the above equation, TJ is the junction temperature, T0 is the case temperature and αT is the 
drain current temperature coefficient. Rearranging the above equation for the temperature 
coefficient (αT) for the drain current gives equation 2.15: 
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The increase in TJ as a result of constant power dissipation can be approximated using 
equation 2.16 as follows: 
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 ),()()( ,0 JDDSJAthJ TtIVtZTTT   (2.16) 
Rearranging 2.16 gives an equation for thermal impedance as described using equation 2.17 
as follows: 
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Substituting Equation 2.14 in equation 2.16 gives an important equation which is labelled 
2.18: 
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The numerator term defines the increase in temperature as a result of the constant power 
dissipation (VDSID). The denominator of the above equation determines the condition for 
thermal instability as described by parameter S for constant applied VDS as follows in equation 
2.19: 
 JAthTDS ZVS ,  (2.19) 
The value of S helps to distinguish between stability and instability. If S < 1, the device is in 
stable operation mode and S ≥ 1 implies unstable operation mode. Using equation 2.19, the 
condition for instability can be rewritten as equation 2.20. From equation 2.20, it is obvious 
that αT > 0 to obtain thermal instability condition. 
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1
, tZV JAthDS
T   (2.20) 
In Figure 2.9, αT as a function of ID for a given temperature is plotted for illustration purposes. 
For a given device chip (i.e. given value of Zth,JA), the condition presented in equation 2.20 
identifies two operation regions dependant on the value of VDS. Indeed, the device exhibits 
electro-thermal unstable behaviour for a range of ID values (between I1 and I2) when the 
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condition in equation 2.20 is met. As VDS is increased, the range of ID (I1-I2) for which the device 
exhibits unstable behaviour is also increased. However, once ID increases above the higher 
current limit of unstable behaviour I2, the device regains thermally stable behaviour. 
Moreover, as ID increases further, αT becomes negative therefore implying that the thermal 
instability condition is removed. Furthermore, the device is highly susceptible to thermal 
runaway leading to hot-spot formation due to uneven current distribution inside the chip 
during unstable operation [40, 41].  
 
Figure 2.9: Illustration of thermally stable and unstable operation of a Power MOSFET [40] 
The ID-VDS output characteristics help to identify how the on-state voltage drop (VDS) changes 
for the range of ID at a given VGS. The typical output characteristic for a power MOSFET are 
presented in Figure 2.10. As expected, higher VGS results in higher ID flow at a given VDS. For 
lower values of VDS, ID increases as the average drift velocity (vD) of mobile carriers is 
proportional to the applied electric field as also discussed earlier in section 2.1.4. However, 
for higher VDS values, the ID curves start to saturate when the mobile carriers reach vsat (i.e. it 
is no longer proportional to electric field) and further increase in VDS doesn’t affect ID as also 
discussed later in section 3.3. 
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Figure 2.10: Typical output characteristics of a SiC power MOSFET 
SiC power MOSFET internally exhibit some intrinsic capacitances which also play an important 
role in switching transients as included in the equivalent circuit of a MOSFET shown in Figure 
2.11. Three different capacitances exist namely gate-drain capacitance (CGD), gate-source 
capacitance (CGS) and drain-source capacitance (CDS). These quantities are really important for 
designing an optimum gate driver circuit. The rise of VGS is usually determined by the value of 
the time constant due to RG and CGS. CGS needs to be charged before the gate-source terminals 
can withstand voltage during on-state. CGD is also known as the Miller capacitance and this 
capacitance is important where more than two switches are operated in series (i.e. during an 
inverter operation). During commutation of switches with sharp dV/dt, a small current flows 
through CGD which moves the potential at the gate node up and down. As a result, VGS sees 
overshoot and undershoot. This effect needs to be considered during circuit design to avoid 
accidental turn-on of both switches resulting in shoot-though as also mentioned in section 
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3.1.4. The VDS switching transient is affected by the CDS. All these capacitances are a function 
of VDS and thus affect the switching characteristics of the MOSFET. 
 
Figure 2.11: MOSFET equivalent structure showing intrinsic components 
Lastly, all power devices have limitations as to what is the maximum power (i.e. voltage and 
current) that it could withstand safely before it would fail destructively. Therefore, power 
devices have various current-voltage graphs which illustrate the maximum safe operating 
boundaries (usually defined as a safe operating area (SOA)) within which, they should be 
operated to avoid unexpected device failure. The SOA is usually determined by five different 
limitations as shown in SOA graph presented in Figure 2.12. In the grey area, the device 
operation is limited by RDS(on). The topmost horizontal current boundary imposes the absolute 
maximum current that a MOSFET can conduct.  The vertical line on the far right of the 
boundary represents the limitations due to the manufacturer’s rated breakdown voltage 
(VBR(DSS)).  Another important limitation is imposed by the maximum power dissipation during 
DC operation. Last but not least, towards the right of the DC operation curve, limitations are 
imposed by the thermal instability of the MOSFET as explained earlier in this section and later 
on in section 5.3. However, during DC operation, the separation between the limitations due 
to maximum power dissipation and thermal instability operation should be obtained 
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experimentally. Nevertheless, in realistic operating conditions, several different outside of 
SOA transient events such as short circuit (SC) and unclamped inductive switching (UIS) also 
occur. Even though such events fall outside of SOA, the devices are still expected to safely 
withstand such events to a certain extent. The robustness assessment of SiC power MOSFETs 
under outside of SOA was the key aim of this study and the findings have been presented in 
section 4 and 5 of this thesis.  
 
Figure 2.12: Typical safe operating area (SOA) for a power MOSFET 
2.3. Device Qualification methodology 
As also mentioned earlier in section 2.2.1, SiC fabrication technology has seen challenges with 
the growth of gate oxide with large density of interface traps as well as the quality of SiC 
wafers plagued with huge densities of MP and BPDs. However, over the recent years many 
technological advancements have happened which has resulted in significant improvement in 
the SiC MOSFET device fabrication procedures which has also led to wide commercial 
availability of these devices. Along with that also comes the growing interest from industry to 
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thoroughly investigate these devices in terms of their technology maturity, performance, and 
robustness. Always whenever a new device hits the market, it is really important that those 
devices are rigorously tested as per the industry’s defined qualification methodologies and 
test standards in order to assess the technology maturity. Such efforts are nevertheless crucial 
for better understanding of the device’s reliability and the underlying failure mechanisms 
during operation modes discussed here [42]. The aim of such investigations is to also feedback 
the device manufacturers to help them rectify the identified issues in order to improve future 
generations of these devices. A brief overview of some of the most important test standards 
and qualification methodologies for assessment of device performance, robustness and 
technology maturity are presented here. The test procedures briefly discussed here are 
usually imposed by regulatory bodies such as the Joint Electron Device Engineering Council 
(JEDEC) and British Standards Institution (BSI) and these requirements depending on the 
application should be met prior to deployment of devices in power electronics circuits. These 
procedures could be classed into two categories: static and dynamic characterisation. 
2.3.1. Static Characterisation 
This type of characterisation consists of tests where a device is stressed under constant 
parameters such as current and voltage. The test methodologies discussed here are part of 
the JESD22-A108C test standard from JEDEC [43].   
High temperature gate bias (HTGB) test 
This test has been designed to study the defects in the gate oxide technology which may lead 
to instability in the threshold voltage (Vth) of the device. In this test, the devices are stressed 
between gate and source with applied static bias equal to or near the maximum rated VGS both 
positive and negative given in the datasheet for a total of at least 1000 hours. The test is 
stopped at regular intervals and variations in critical parameters such as gate leakage current 
(IGSS) and Vth are monitored. 
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High temperature reverse bias (HTRB) test 
The aim of this test is to study the quality of the wafer, junctions and device terminations 
which may lead to an increase in the drain leakage current (ILEAK). In this test, the devices are 
stressed with positive bias at the drain terminal (i.e. in order to reverse bias the body diode 
pn junction). The devices are usually stressed between drain and source at or near (at least at 
80%) the maximum rated blocking voltage of the device for a total of 1000 hours. Here, the 
test is stopped at regular intervals and variations in critical parameters such as gate leakage 
current (IGSS) and the on-state body diode forward voltage drop (VF) are monitored. 
High temperature forward bias (HTFB) test 
This test aims to study the defects in the wafer and the junction which may result in a shift of 
the on-state voltage drop for the pn junction. In this test, the body diode of the device is 
forward biased (i.e. the device is biased between the source and drain with VGS ≤ 0). The 
devices are stressed at or near the maximum current rating levels for also a total of 1000 
hours. Such tests are usually carried out on diodes but is particularly of interest for MOSFETs 
as they have an intrinsic body diode. Variation in parameters such as VF is monitored at regular 
intervals.    
2.3.2. Dynamic Characterisation 
Dynamic characterisation of power devices looks at various different switching transient 
events which posses stress in a completely different way (i.e. sharp dV/dt and dI/dt which also 
result in sharp dTJ/dt) as opposed to the static stress applied in the tests discussed earlier in 
2.3.1. 
Double Pulse Switching Performance 
Double pulse switching test is the typical type of test which is performed to study the turn-on 
and turn-off switching transients of power devices. Furthermore, these tests are quite popular 
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and widely used to perform switching loss analysis due to non-instantaneous dVDS/dt and 
dID/dt switching transients. It is explained in further detail later in section 3.1 of the thesis. 
Overload turn-off Robustness 
Such tests are performed where devices are switched off at either overload current or voltage 
conditions. For overload current, it is expected that the devices are able to withstand at least 
twice the rated nominal steady-state current at the maximum temperature rating of the 
device. For overload voltage test conditions, the devices are expected to switch at above 50% 
of rated nominal blocking voltage. The overvoltage criteria differ from the overcurrent criteria 
as these devices are usually de-rated as low as 50% for many applications (i.e. 3.3 kV devices 
are indicatively used at up to 1.8 kV nominal VDD). 
Short Circuit Robustness 
This type of test stresses the device during short circuit operation where there is no load 
connected in series with the device to limit device current. In here, ID is limited by the physics 
of the device. For this criteria, certain standards have been published by JEDEC such as JESD77-
D [44] and JESD24-9 [45] which define the short circuit withstand time (tSC) and short circuit 
safe operating area (SCSOA). Typically, it is expected that the devices would be able to 
withstand tSC of at least 10 µs to allow enough time for the intervention of the protection 
circuitry. Any additional time that a device could withstand at rated voltage and temperature 
implies an important consideration when competition takes part among manufacturers. SC 
testing and experimental results are discussed further in section 3 and 4 of the thesis.   
Avalanche Breakdown Robustness 
Avalanche breakdown robustness of power devices is tested using unclamped inductive 
switching test. In this test, the device is forced to enter avalanche breakdown operation and 
their ability to withstand time and dissipate energy in avalanche is studied. Various different 
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standards from JEDEC exist (such as JESD210A [46], JESD88E [47], and JESD77-D [44]) which 
tends to define terms and definitions about the avalanche breakdown testing of power 
devices. UIS testing is discussed further in more detail in section 3 and 5 of the thesis. 
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3. Experimental Methodologies and Electro-thermal 
Simulations 
In order to obtain a comprehensive and in-depth transient characterisation of SiC power 
MOSFETs, various different experimental methodologies were developed to perform tests 
followed by the use of electro-thermal simulations which are explained and discussed in this 
chapter of the thesis. The overall analysis implemented as part of this study consisted of three 
stages (discussed in more detail in the next sections) which were functional characterisation, 
structural characterisation followed by the electro-thermal simulations. Functional tests, 
usually performed on packaged devices, were designed to study the evolution of electrical 
behaviour (i.e. voltage and current waveforms) as well the stability of electrical device 
parameter (i.e. threshold voltage (Vth)). Once the electrical behaviour and critical limits of the 
DUT were well-studied through functional tests, structural tests were then carried out. 
Structural tests were performed on bare die devices using fast transient infrared (IR) 
thermography. Such test technique is crucial to analyse the current distribution (i.e. surface 
temperature distribution) within the DUTs leading up to failure test conditions. These tests 
are performed with an aim to detect formation of hot-spot and/or degradation of the device’s 
surface. Information obtained here helps to distinguish if the failure is either related to the 
physics of the semiconductor itself or due to degradation of the structural features of the 
device (i.e. changes in contact metallization etc.). The proposed hypothesis concluded with 
the help of functional and structural tests were further investigated using 2D technology 
computer-aided design (TCAD) simulations. A schematic representation of the adapted overall 
methodology, has been included in Figure 3.1. Moreover, these three stages act within a cycle 
as they were repeated several times to obtain a wide variety of experimental and simulation 
results to broaden the understanding of the device’s failure mechanism during operating 
conditions such as short circuit (SC) and avalanche breakdown as later discussed.  
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Figure 3.1: Schematic representation of the adapted methodology  
3.1. Functional Characterisation 
3.1.1. Double-Pulse Tester (DPT) Circuit 
In order to investigate the hard switching transient characteristics of power devices, a so-
called double-pulse tester (DPT) circuit, a well-established solution, is widely used. A double 
pulse is sent to the DUT using a signal generator. The pulse width (tPULSE) of each pulse and 
time between pulses is adjustable via the signal generator. During the first pulse, the inductor 
current (IL) is charged up to the desired value (i.e. required loading conditions). The diode 
(DFW) in parallel with the LLOAD is used for current freewheeling to satisfy the current continuity 
requirement of LLOAD while the DUT does not conduct between pulses. The circuit schematic 
of a DPT circuit is presented in Figure 3.2. The circuit contains a device under test (DUT), load 
inductor (LLOAD), a freewheeling diode (DFW) and a capacitor bank (CBANK). Here, LLOAD used were 
air wound inductors to allow achieving high current levels without having issues with core 
saturation.  
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Figure 3.2: Circuit Schematic for DPT circuit 
The implemented hardware test setup is shown in Figure 3.3. The overall CBANK has a total 
value of 1 mF with a rating of 1.8 kV to allow input voltage (VDD) characterisation up to around 
1.5 kV. Both the DUT and DFW are mounted horizontally with an independent thermal 
connection onto a hotplate to allow characterisation at different case temperatures (TCASE) up 
to 200 °C. A high precision digital programmable signal generator is used to ensure fine control 
of the gate signal, with a resolution of 10 ns. In order to minimise stray inductance (LSTRAY) to 
avoid voltage overshoot, a double-sided printed circuit board (PCB) was used (as a power 
plane) and the use of wires was minimised by vertically mounting the gate driver directly. 
LSTRAY is also used as one of the important test parameters since it has an influence on the 
switching performance of the device. Indeed, theoretically, SiC as a material offers faster 
switching speeds than its Si counterparts. However, in practicality, parasitic elements impose 
limitations on the actual possible switching speeds as well as give rise to switching losses.  
 
 
- 40 - 
 
 
Figure 3.3: Implemented DPT circuit 
The DPT circuit developed here is a unified test setup which could be used to perform different 
kinds of tests to characterise SiC power MOSFETs with simple modifications between node A 
and B labelled in Figure 3.2. The tests are as follows: 
 Performance Characterisation: 
 Nominal double pulse switching – No modifications to DPT circuit 
 Robustness Characterisation: 
 Overload turn-off (OLTO) switching – No modifications to DPT circuit 
 Short circuit (SC) withstand capability – Create short between node A and B 
 Unclamped inductive switching (UIS) – Remove DFW between node A and B  
Nominal double pulse switching test helps to extract all the required information about turn-
on and turn-off transitions of an active switch and freewheeling diode at the same time under 
variable electrical and thermal conditions. Hence, making this test setup quite popular within 
the industry. They are also used to accurately estimate the switching losses for a given loading 
condition within an inverter. On the other hand, the robustness tests mentioned here 
reproduce unintended, nevertheless stressful and potentially frequent operating conditions 
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which DUTs may experience within a power converter. Such tests are part of standard 
technology assessment and validation campaigns prior to deployment of new switches within 
power converters. 
The typical voltage and current waveforms for double pulse switching are presented in Figure 
3.4. It can be divided into five time durations from t0 to t4. Time t0 represents when the DUT 
is blocking VDD and therefore VGS = 0 V and IL = ID = 0 A. During time t1, the DUT receives the 
first pulse so it turns ON (when VGS > VGS(th)) and VDD drops across LLOAD. At the same time, ID 
and IL increase linearly as dictated by LLOAD. The DUT turns off (when VGS < VGS(th)) at the start 
of time t2 (short delay between pulses) and again goes into blocking state (VDS = VDD). Here, ID 
goes to 0 but IL freewheels through DFW. The DUT turns ON again during the second pulse (time 
t3) and ID continues to flow approximately from the same value left at the end of the first 
pulse. Again when the device turns OFF at the end of the second pulse, time t4, the device 
once again goes back to blocking VDD and ID goes to zero. However, once again, IL does not 
immediately go to zero due to the energy stored in LLOAD. The IL freewheels through DFW and 
eventually decreases to zero as a result of the series resistances of DFW and LLOAD. 
 
Figure 3.4: Typical double pulse switching – VDS, VGS, ID and IL waveforms 
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The falling edge of the first pulse and the rising edge of the second pulse correspond to the 
turn-off and turn-on current and voltage transients of the DUT. Figure 3.5 shows the zoom in 
of the turn-on and turn-off switching transients. As expected, the switching transients are not 
instantaneous which results in switching energy losses (ESW). These losses vary on parameters 
such as the level of current and voltage being switched as well as TCASE. The self-heating during 
double pulse switching test was considered to be negligible due to relatively lower power 
dissipation levels as compared to SC and UIS. Here, the voltage (ΔV) and current (ΔI) 
overshoot demonstrate the presence of parasitic elements in the circuit. The VDS overshoot 
during turn-off is as a result of LSTRAY. On the other hand, during turn-on, there also exists ID 
overshoot which occurs due to the charging of the drain-source capacitance (CDS). The pulse 
width is suitably adjusted to switch the desired current levels. 
 
Figure 3.5: Turn-on and turn-off switching transients (zoomed in) – VDS and ID waveforms 
Furthermore, power devices are usually expected to withstand current and voltage exceeding 
the nominal continuous ratings. OLTO test is used to demonstrate safe turn-off of the device 
under overload conditions. In this test, only a single pulse is sent to DUT and IL increases and 
then when DUT is switched off, ID drops to zero and IL freewheels in the diode which finally 
drops to zero. OLTO test is usually carried out for both overcurrent and overvoltage test 
conditions at different TCASE. For overcurrent turn-off, the device should withstand at least 
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twice the rated continuous drain current given in the datasheet. The value for LLOAD and tPULSE 
are the usual parameters to obtain the desired ID current levels. Moreover, these devices 
always have a margin of de-rating that needs to be considered for the maximum OFF-state 
voltage peak transient during the design of a power converter. In many applications, a de-
rating of 50% is implemented (i.e. devices rated at 1.2 kV are used up to indicatively 600 V 
nominal input voltage). Overvoltage tests are usually performed at switching voltage levels 
higher than 50% of the voltage rating. The typical voltage and current waveforms for OLTO 
test are presented in Figure 3.6. 
 
Figure 3.6: Typical OLTO switching – VDS, VGS, ID and IL waveforms 
Lastly, to finish off section 3.1.1 on DPT setup, some experimental results are also included 
here to complement the quality of the thesis. Experimental turn-off and turn-on double pulse 
switching waveforms for test conditions: VDD = 400 V, VGS = 18 V, LLOAD = 500 µH and TCASE = 150 
°C are included in Figure 3.7 (a) and (b) respectively. The tPULSE and LLOAD are usually adjusted 
to obtain the desired switching current levels. Moreover, OLTO’s experimental switching 
waveforms for test conditions: VDD = 400 V, VGS = 18 V, LLOAD = 1 mH and TCASE = 150 °C are 
presented in Figure 3.8. It is worth noting that the device is able to turn off without any 
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problem even at current levels significantly higher than the rated nominal current. This shows 
great device performance without any current tails. 
 
(a) 
 
(b) 
Figure 3.7: MOSFET’s switching transient – VDS and ID waveforms; (a) – turn-off; (b) – turn-on 
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Figure 3.8: Experimental OLTO current switching – VDS and ID waveforms  
The current measurements for the DUT, DFW, and LLOAD were measured with the help of current 
transformer and Rogowski current transducer depending on suitability and ease of 
measurements. A current transformer produces current in the secondary winding which is 
proportional to the current flowing in the primary. The 13W0100 current transformer from 
LILCO [48] was used which had a high sensitivity of 0.1 V/A, a very high frequency bandwidth 
(BW) of 25 MHz and BNC output socket. The CWT 1B Rogowski current transducer from PEM 
[49] was used. It consists of a coil, an integrator circuit along with a BNC socket output. The 
clip around coil is thin and flexible enough to place it around the leg of the device in a TO-247 
package. The integrated circuit converts the measured current signal into a voltage signal 
(proportional to each other). It also features a high sensitivity of 20 mV/A with a very high 
frequency bandwidth of 30 MHz. High BW of both measurements techniques makes them a 
suitable option for measuring sharp dI/dt. 
The voltage measurements were made using a differential voltage probe. The TESTEC TT-SI 
9110 voltage probe [50] was used which a high BW of 100 MHz.  
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3.1.2. Short circuit (SC) Operation 
The circuit schematic for testing a device during SC is shown in Figure 3.9. In order to create 
the SC condition, DFW is removed and the inductive load, LLoad, is permanently shorted between 
node A and B from the circuit schematic shown in 3.1.1. SC represents an unintended and 
undesirable operating condition, which is extremely stressful for the device. However, it can 
be a frequently occurring event in many industrial settings e.g. motor drive applications. 
Typical applications require devices to be capable of withstanding short circuit duration (tSC) 
of at least 10 µs at usually 80% of their rated nominal blocking voltage (VDS(max)) dictated on 
the datasheet [51]. A tSC value of 10 µs is associated with the usual intervention time 
requirement for the action of the protection circuitry. 
 
Figure 3.9: Circuit schematic representing SC test 
SC events could be classified into two different types. The Hard Switch Fault (HSL) – Type I 
takes place when the device is subjected to the desired dc link input voltage (VDD) in the OFF 
state and it is later switched ON with a single gate pulse (tPULSE) without any load connected 
between the source and ground. Fault Under Load (FUL) – Type II occurs when the device is 
already in conduction carrying load current (ON state and VDS is low) and a sudden fault 
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condition bypasses the load being driven resulting in shoot-through. In Type II, as the device 
experiences SC, a sharp dV/dt will result in an increase of VDS which will also result in the flow 
of current through the Miller capacitance. As a consequence, gate potential will shift higher, 
therefore, resulting in a relatively higher SC current [52, 53]. For this project, all the SC tests 
were performed using Type I – Hard Switch Fault (HSL) condition. Here, for SC, a single gate 
pulse with a given duration (tON) is sent to the gate of the DUT.  
The typical current and voltage waveforms during non-destructive SC test are presented in 
Figure 3.10. When the DUT is switched ON, the drain current (ID) rises immediately according 
to the gate resistance (RG) of the gate driver, DUT’s internal gate resistance (RG(INT)) and gate 
capacitance (CGS). Afterwards, ID reaches a peak value, ISC(pk), followed by a decrease and then 
it eventually settles at a certain value with relatively small variation for the remaining of tSC. 
The decrease in the SC current is associated with the self-heating of the device which causes 
the on-state resistance (RON) to increase thus causing lowering of the current. The specific on-
state resistance (RON,sp) could be calculated using equation 3.1 [10]. RON of a SiC MOSFET has 
a positive temperature coefficient which explains lowering of ISC during the pulse [54]. 
Moreover, The VDS also experiences voltage undershoot and overshoot at device turn-on and 
turn-off respectively, as a result of the inevitable presence of the LSTRAY in the circuit and the 
sharp change in current (dID/dt). At DUT turn-on, ID starts to flow through the circuit. The quick 
change of current (dID/dt) through the parasitic element (LSTRAY) results in a fixed value of back 
emf being produced across them, as expressed by equation 3.2. The back emf (VSTRAY) 
produced across the parasitic element will act against VDD which results in the VDS undershoot. 
At the same time, at DUT turn-off, the current would decrease rapidly. This sudden change of 
current (dID/dt) across LSTRAY is undesirable. LSTRAY tries to maintain the flow of current by 
inducing a voltage (VSTRAY) in the opposite direction thus causing VDS overshoot at turn-off. 
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Figure 3.10: Typical experimental current and voltage waveforms for non-destructive SC test 
– Solid: HSF and dashed: FUL 
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The instantaneous power dissipation during SC test (PSC) can be calculated using equation 3.3. 
Since energy is the integral of voltage and current (power) therefore, equation 3.3 could be 
integrated to give equation 3.4 which can be used to calculate the SC energy dissipation (ESC). 
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In the beginning of any test, for a given VDD and PSC(pk), tON was chosen carefully to have small 
ESC in order not to unnecessarily destroy the DUT straight away. Afterwards, the approach was 
to gradually increase tON (also increasing ESC) until DUT was destroyed or degraded with an 
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aim to identify the operating limitations of DUT and identify precursors leading to failure. The 
RG value used for all the tests was 4.7 Ω. The SC results presented here were carried out for a 
range of input voltage (VDD), case temperature (TCASE) and gate voltage (VGS).  
 
Figure 3.11: Illustration of SC failure modes within power devices 
Lastly, a brief overview of the known SC failure modes for power devices is also discussed here 
along with the aid of Figure 3.11. The failure modes are as follows [55, 56]: 
1) Power Limited Failure: This failure mode occurs near ISC(pk) after device turn-on due 
to really high power (i.e. High VDD). It is also known as an electrical failure mode. 
2) Energy Limited Failure: In this case, the device fails while in steady state as a result of 
high energy dissipation exceeds the critical failure energy that the device can 
withstand. This is also known as a thermal failure mode. 
3) Inhomogeneous Operation Failure: It is also known as turn-off failure mode. It occurs 
at device turn-off caused by the excessive surge in power due to voltage overshoot 
caused by sharp dI/dt. 
4) Leakage Current Induced Failure: This failure occurs a few microseconds after the 
device returns to the blocking state. It happens as a result of a localised current 
conduction causing a really high leakage current to flow eventually leading to thermal 
runaway.  
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3.1.3. Unclamped Inductive Switching (UIS) Operation 
Unclamped inductive switching (UIS) test is the typical test carried out to assess the avalanche 
ruggedness of a power MOSFET within the industry. It represents a stressful event for the 
power MOSFET which could rather be a more frequent event in high switching frequency 
application driving inductive loads (e.g. motor drive applications). Avalanche ruggedness of a 
power MOSFET is defined as its ability to sustain avalanche current (IAV) under unclamped 
switching load conditions [57]. Avalanche ruggedness is an important device feature which 
enables snubber-less converter design which would potentially result in cost reduction, 
weight reduction, and smaller volumes. At the same time, certain automotive applications 
such as engine control units (ECUs) and anti-locking braking systems also make use of this 
feature [58]. These applications require devices to consistently (i.e. repetitive) dissipate 
overload transient energy released from inductive loads namely motors and actuator 
controlled solenoids. Switches in such applications are required to dissipate energy (EAV) while 
in avalanche breakdown regime (i.e. withstand a certain time in avalanche (tAV)). As such, 
there is no fixed requirement for EAV dissipation or IAV and vary depending on the application. 
 
Figure 3.12: Circuit schematic representing UIS test 
The circuit schematic for assessing avalanche ruggedness of devices is given in Figure 3.12. For 
UIS test, DFW between node A and B from the DPT circuit referred in section 3.1.1 is removed. 
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An additional auxiliary IGBT with a breakdown voltage higher than the DUT (3 kV IGBT) is 
connected in parallel to the DUT. The IGBT is used to ramp up the inductor current (IL) to the 
desired value in order to avoid self-heating of the DUT prior to its avalanche breakdown. Here, 
the IGBT (IXBH12N300) used was provided from IXYS [59]. 
The typical voltage and current waveforms during non-destructive UIS transient are shown in 
Figure 3.13. During the UIS test, the DUT is kept biased with VGS ≤ 0 V to keep it off. The tON of 
the IGBT is selected to obtain the desired peak avalanche current (IAV). The linear rise of IL 
during tON of the IGBT is dictated by the LLOAD value and can be expressed using equation 3.5. 
After the IGBT turn-off, the DUT enters avalanche breakdown since LLOAD generates back emf 
as IL cannot immediately go to zero due to the current continuity condition of an inductor. In 
other words, the energy stored in LLOAD during unclamped load dumping is dissipated into the 
device while in avalanche breakdown. After tAV during safe UIS event, VDS goes back to blocking 
state (VDS = VDD). The avalanche energy (EAV) dissipation can be expressed using Equation 3.6. 
As already mentioned in earlier sections, LSTRAY refers to the parasitic elements in the circuit. 
Here, they are considered as negligible when compared to LLOAD. 
 
Figure 3.13: Typical experimental current and voltage waveforms for non-destructive UIS 
transient 
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For all test condition, tON of the IGBT was gradually increased (increasing EAV) until the DUT 
failed, with an aim to identify the operating limitations of the device and identify precursors 
of failure and interpret the failure mechanism. 
The failure mechanism of N-MOS Si power MOSFETs during avalanche breakdown is well-
understood. It is mainly attributed to the activation of the intrinsic parasitic npn BJT. Over 
time, various different Si power MOSFET structures evolved, which significantly targeted the 
parasitic BJT element to delay its activation and therefore enhance robustness [60]. Activation 
of parasitic BJT in Si power MOSFETs also becomes more likely as the temperature is 
increased. The base-emitter voltage (VBE) required for BJT activation in Si is 0.6 V – 0.7 V at 
ambient temperature (TA) and decreases at a rate of ~ 2 mV/K. On the other hand, it is 
expected that the wider bandgap of SiC suppresses the activation of the parasitic BJT during 
typical UIS events (i.e. with typical values of switched currents and ensuing temperature 
evolution). In SiC, the intrinsic carrier concentration (ni) remains several orders of magnitude 
lower than in Si even at very high temperatures and the activation VBE voltage of the intrinsic 
BJT is much higher (indicatively 2.5 V – 3 V at room temperature) and does not decrease as 
much with temperature [17]. 
3.1.4. Three-Phase Inverter Circuit 
In order to assess the body diode reliability of SiC power MOSFETs, an inverter test setup was 
designed and constructed. An inverter circuit converts a DC input voltage to an AC output 
voltage. They are widely used in applications such as ac motor drives and uninterruptible ac 
power supplies to synthesize a sinusoidal AC output with controlled frequency and magnitude. 
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The DC voltage for inverter input can be provided either from a diode rectifier or a DC voltage 
supply [61]. 
Power MOSFET is a normally OFF voltage controlled transistor switch with bi-directional 
current flow capability. On top of that, it also offers an intrinsic body diode which eliminates 
the need for using an anti-parallel diode for current freewheeling in an inverter. These 
features make them a popular choice for synchronous rectification within inverters [4]. It is 
therefore really important to investigate the stability of electrical parameters (i.e. body diode 
on-state voltage drop (VF) and drain leakage current (ILEAK)) associated to the body diode 
structure of SiC power MOSFETs. The experiment was designed to allow the inverter to 
operate for 1000 hours for a given set of test conditions. During that time, the inverter was 
stopped at regular intervals in between to monitor if any degradation of the body diode had 
occurred by measuring electrical parameters of the DUTs mentioned earlier. Such 
characterisation of SiC power MOSFETs under realistic operating conditions is a necessary 
requirement prior to their implementation within industrial and commercial applications. 
 
Figure 3.14: Circuit schematic representing an Inverter 
The three-phase two-level inverter test setup designed for body diode characterisation was 
connected using star connected inductive load (L1 = L2 = L3 = 20 mH). Here, in the designed 
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setup, no resistive load was considered in order to avoid unnecessary dissipation of active 
power over the long running time of the experiments. The schematic of the implemented 
inverter is shown in Figure 3.14. The series resistances R1, R2, and R3 represent the series 
equivalent resistance for each inductor L1, L2, and L3 respectively. The circuit consists of three 
legs, one for each phase and each leg has two switches with a total of six active switches. The 
diodes in parallel to the switches represent the body diode. The implemented circuit hardware 
test circuit based on the circuit schematic presented in Figure 3.14 is included in Figure 3.15. 
The designed power plane was a double sided PCB with 4 oz. of copper thickness and the gate 
drivers were mounted vertically onto the power plane PCB directly without using wires in 
order to avoid voltage overshoot by minimising LSTRAY. The overall CBANK has a total value of 3 
mF with a voltage rating of 900 V to allow VDD characterisation up to ca. 600 V. The DUTs were 
horizontally screwed onto a heatsink to allow characterisation of different TCASE of up to 
150 °C. A dedicated heat sink, as seen in Figure 3.15, was designed using power resistors and 
fans for heating up and cooling down respectively in order to be able to maintain the desired 
TCASE for DUTs during operation as well as for measurements of parameters. The spring type 
connectors were used for connecting the DUTs which allowed easy disconnecting of DUTs 
from the power PCB during parameter measurements. 
 
Figure 3.15: Implemented Inverter hardware test setup 
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An open-loop control using pulse width modulation (PWM) scheme was implemented for the 
six switches using an Altera DE0-Nano FPGA development board [62]. The illustrative 
representation of PWM scheme is included in Figure 3.16. The switching carrier signal 
(triangular wave) and modulating signal (sine wave) with desired frequencies are both input 
to a comparator to generate a PWM signal. In other words, the digital signal pulses generated 
at the output of the comparator modulate with the amplitude of the input modulating signal. 
The generated PWM signal has a fixed frequency (same as the switching frequency (fSW)) but 
the duty cycle of the pulses vary to effectively control the amount of power delivered to the 
load. Here, the term modulation index (m – usually varies between 0 and 1) is defined as the 
ratio of the amplitude of the modulating signal (Vm) to that of the carrier signal (VSW) as also 
expressed using equation 3.7. 
 
SW
m
V
V
m   (3.7) 
 
Figure 3.16: Illustration of PWM scheme 
Moreover, in an ordinary three-phase inverter, the gate signals of the two switches in one leg 
should be complementary with an insertion of dead time between the commutations to avoid 
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any shoot-through as illustrated in Figure 3.17. During the dead time (VGS < VGS(th)), the body 
diode of the MOSFET is used for current conduction. After the dead time, the MOSFET is 
turned ON (i.e. VGS > VGS(th)) and then, the device current is diverted from the body diode 
through to the channel and hence the technique synchronous rectification as also shown in 
Figure 3.18. This technique is used to benefit from the lower on-state drain-source resistance 
(RDS(ON)) during reverse current conduction to reduce conduction losses and increase the 
inverter efficiency. The low RDS(ON) results in on-state voltage drop across drain-source which 
is lower than VF thus a reduction in device losses. It is not usually always the case for higher 
current ID levels at which the body diode conduction may outperform the on-state reverse 
conduction. Hence, it is important to optimise the operation of an inverter in reference to the 
static characteristics provided in the datasheet. Furthermore, it is also required that the 
switching commutation in each leg has to be phase shifted by 120° and therefore phase 
currents (I1, I2, and I3) are also phase shifted by 120° among them. 
 
Figure 3.17: Illustration of dead time 
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Figure 3.18: Reverse current conduction in an inverter [63] 
3.1.5. MOSFET Gate Drive 
A gate driver circuit plays an important role in power electronics circuits as they involve 
control of switching devices. A gate driver chip has an integrated circuit (IC) usually consisting 
of a push-pull stage which amplifies a low power input signal from the signal generator to 
produce a high current drive signal at the output which is used to drive the gate of the power 
MOSFET. SiC Power MOSFETs are voltage controlled devices with really high input impedance 
and therefore require very small gate-source current (IGS) during conduction. However, 
respectively at turn-on and turn-off (switching transients), in-rush and out-rush current is 
required to charge and discharge the gate-source capacitance (CGS) within the MOSFET. The 
gate driver IC used was from IXYS [64] which had a maximum output current capability of 9 A 
to allow fast switching transients. Moreover, the gate driver used had the capability to provide 
maximum voltage swing of -5 V / 20 V. 
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3.2. Structural Characterisation 
3.2.1. Infrared (IR) Thermography 
An advanced infrared (IR) thermography technique, custom design as elaborated in [65], was 
used on bare die SiC power MOSFETs in order to obtain the device’s surface temperature 
during SC and UIS test transients. IR thermography technique was used as it can provide 
additional information about the chip that could not be extracted from functional 
characterization using packaged devices. Information obtained from IR analysis such as the 
formation of the hotspot and/or degradation of the chip surface eventually helps to predict 
failure mechanisms under the investigated test operating conditions. 
The IR test setup features equivalent time sampling method with a frame rate capability of up 
to 1 MHz which allows acquisition of fast transient dynamics. It is also possible to capture the 
temperature distribution and thus the current distribution of the device at any time instance 
during the test using a single shot as well as multiple shots. The IR camera trigger and gate 
drive signals were provided using an FPGA board. The point of capture is chosen carefully to 
obtain the maximum DUT’s surface temperature. The integration time for the IR camera was 
set to 1 µs and two-point calibration procedure was carried out to compensate for the 
emissivity contrast effect [66]. The surface temperature of the device reached (well above 500 
°C) during the test which surpassed the calibration range of the camera. So, the thermal 
images were post-processed within MATLAB to represent a normalized temperature (Tn) 
distribution (using equation 3.8). 
 0max
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
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 (3.8) 
Figure 3.19 presents an illustrative description of the IR experimental test setup which was 
used for structural characterization of the DUTs. The picture of the actual IR experimental test 
setup hardware is also included here as shown in Figure 3.20. 
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Figure 3.19: Illustrative description of the IR experimental test setup 
 
Figure 3.20: Implemented IR Experimental test setup 
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3.3. Electro-thermal Simulations 
Computer-aided design (CAD) is a well-established tool for the design of semiconductor power 
devices. Within these CAD tools exist a special tool known as technology computer-aided 
design (TCAD) which is used for semiconductor process and device design. Research 
organizations and industry widely use TCAD tools to simulate process and device technologies 
prior to the manufacturing of semiconductors. Such platforms also include various other 
specialised set of tools which could also be used to investigate the electrical, thermal and 
optical properties of semiconductor devices. Furthermore, these tools are also used to 
simulate structures under different operating conditions and hence their simulation results 
can be used to get a deeper insight into the failure mechanisms of devices under those test 
conditions. A complete and deep understanding of such failure mechanisms is necessary to 
feedback semiconductor industry for future design improvements in order to enhance their 
performance, robustness, and reliability [67].  
Power semiconductor devices experience a sharp increase in TJ due to heat generation when 
subjected to conditions such as SC and UIS (avalanche breakdown). A sharp increase in TJ can 
be critical given that such devices usually already operate in high temperature environments. 
In other words, huge ΔTJ has a major effect on their performance and robustness [68]. For 
appropriate electro-thermal modelling of power semiconductor devices, the temperature 
dependence of physical parameters (i.e. implementation of accurate physics-based models) 
within the simulations must be duly incorporated [69, 70]. The TJ increase has a strong effect 
on the electrical characteristics of a device. Electro-thermal simulations are performed using 
compact physics-based models incorporated in TCAD simulators [71, 72]. These simulations 
form a crucial part of device characterisation which helps to investigate the underlying 
physical mechanisms responsible for device failure [60, 73, 74]. For the investigation of SiC 
power MOSFETs, here, Sentaurus TCAD software from Synopsys® was used [75]. 
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3.3.1. Overview of Sentaurus TCAD software 
This section aims to provide a brief overview of the TCAD software used for the analysis of SiC 
power MOSFETs. TCAD, a branch of electronic design automation, platforms are used to 
simulate semiconductor fabrication process technologies and device operation. TCAD tools 
can be further divided into two categories: process and device TCAD. Process TCAD deals with 
the semiconductor fabrication processes up until the physical device structure whereas device 
TCAD is used to simulate the performance of the fabricated structure. Such tools are crucial 
for simulating novel device structures prior to actual device fabrication as well as improve and 
optimize the existing device structures. These tools work by solving a set of essential and 
fundamental, physical and partial differential equations (PDEs) for the discretized device 
geometry in order to compute the device’s behaviour [76]. Process simulations always begin 
with the mesh definition and grid initialization to define a new device structure. Subsequently, 
process simulations involve simulating device fabrication steps such as ion implantation, 
deposition, oxidation, etching, and diffusion [77]. A re-mesh strategy may also be required 
following the process steps if the geometry of the device changes since a finer mesh is 
required at the SiC/SiO2 interface and pn junctions. A more detailed analysis of the different 
process simulations and steps could be found in various different literatures (e.g. [78]). Those 
steps have not been discussed here as they are beyond the scope of this study. 
 
Figure 3.21: Illustration of a simplified simulation flowchart within Sentaurus TCAD 
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A simplified simulation flowchart for Sentaurus TCAD is presented in Figure 3.21. The 
dimensions of the cell are defined (using SDE) followed by the definition of doping profiles, 
materials and mesh (using SNMESH). A suitable mesh is important to optimise the simulation 
running time without compromising the accuracy of the results. The usual practice is to define 
a coarse mesh for the entire device. Afterwards, a refined mesh is applied in critical areas such 
as the channel, SiC/SiO2 interface and pn junctions. It helps to take into account the high 
current densities and physical mechanisms occurring inside the device. An appropriate mesh 
is also important in order to define the accurate geometry of the device structure. The process 
of discretization divides the device geometry into various small elements which also leads to 
the formation of device mesh. A non-uniform mesh was defined throughout the device 
geometry for more accurate solution although the device simulator allows the possibility of 
both uniform and non-uniform mesh. Discretization helps to obtain solution over all nodes. 
The final structure is saved which is then used for further device simulations [76]. Following 
the mesh stage, the device structure is then used to perform electrical simulations (using 
SDEVICE). The input command file for SDEVICE has six different sections: File, Electrode, 
Physics, Plot, Math and Solve. The File section specifies the input and output files for 
simulation. The electrical boundary conditions setting all the initial voltages for each contact 
are included in the Electrode section. In Physics section, appropriate physics-based device 
models (accounting for mobility, recombination, and impact ionization etc.) are taken into 
account. The variables to be saved for visualising (on device structure) later on are specified 
using Plot section. PDEs are self consistently solved by SDEVICE. In the Math section, only a 
few settings relating to iterations and error calculations could be defined. Lastly, Solve section 
defines the instructions for the solver in order to obtain a sequence of solutions (i.e. initial 
guess and ramping up the contact voltages as required). An input parameter file also exists 
which includes all the values defined for model parameters [79]. An initial guess of the solution 
is used to compute charge. The calculated charge is then used to iteratively solve PDEs 
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(Poisson’s and continuity equations) defining the electrostatic potential and carrier 
distribution locally for each element until the solution converges. Finally, any simulation 
results produced as a result of those simulations could be plotted for visualization and further 
analysis (either using SVISUAL or INSPECT).  
3.3.2. Basic Device Equations 
The simulator uses various fundamental physics equations in order to simulate semiconductor 
devices. The simulator makes use of these physical device equations in order to compute 
terminal voltages, currents, and charges that describe the carrier distribution and conduction 
mechanisms. 
Electrostatic Potential and Quasi-Fermi Potentials 
Mobile charges (electrons and holes) and immobile charges (traps and fixed charges) are 
crucial in all semiconductor devices. These charges possess electrostatic potential and, in turn, 
are themselves affected by the applied electrostatic potential. Hence, at least, electrostatic 
potential should be computed for all electrical device simulations. The Poisson equation, 
included as equation 3.9, is solved to obtain the electrostatic potential [75]. 
     trapAD NNnpqP  

 (3.9) 
where 𝜀 is the electrical permittivity, ?⃗?  is the ferroelectric polarization, 𝑞 is the elementary 
electric charge, 𝑛 and 𝑝 are electron and hole densities, 𝑁𝐷 is the concentration of ionized 
donors, 𝑁𝐴 is the concentration of ionized acceptors and 𝜌𝑡𝑟𝑎𝑝 is the charge density due to 
the traps and fixed charges [75]. The electron and hole quasi-Fermi potentials can be used to 
compute the electron and hole densities and vice versa. If the assumption is made for 
Boltzmann statistics, the electron and hole density equations (equations 3.10 and 3.11) are as 
follows: 
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where 𝑁𝐶  and 𝑁𝑉  are the effective density of states, 𝐸𝐹,𝑛 = −𝑞𝑛 and 𝐸𝐹,𝑝 = −𝑞𝑝 are the 
quasi-Fermi energies for electrons and holes, 𝑛 and 𝑝 are electron and hole quasi-Fermi 
potentials and lastly, 𝐸𝐶  and 𝐸𝑉  are conduction and valence band edges [75]. 
Carrier Transport in Semiconductors 
The simulator supports different models for carrier transport within semiconductors. These 
could be described as continuity equations (3.12 and 3.13): 
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where 𝐽𝑛⃗⃗  ⃗ and 𝐽𝑝⃗⃗  ⃗ are the electron and hole current density, 𝑞 is the elementary electric charge, 
𝑅𝑛𝑒𝑡 is the net recombination rate, and lastly, 𝑛 and 𝑝 are electron and hole density. 
The continuity equations presented in 3.12 and 3.13 could be used to express different 
transport models. Drift-Diffusion and thermodynamic transport models were used within 
simulations which are briefly discussed here [75]. 
 Drift-Diffusion Model (Isothermal Simulation) 
It is the default model for carrier transport within Sentaurus Device. For this model, the 
electron and hole current densities are given by equations 3.14 and 3.15 respectively. 
 nqDEnqJ nnn 

  (3.14) 
 pqDEpqJ ppp 

  (3.15) 
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The contributions due to the spatial variations of electrostatic potential, electron affinity, and 
band gap are accounted for by the first term. The remaining terms correspond to the 
contributions due to the spatial variation of the effective masses 𝑚𝑛 and 𝑚𝑝, and the gradient 
of concentration. 𝛾𝑛 = 𝛾𝑝 = 1 for Boltzmann statistics. The Einstein relation describes the 
diffusivities 𝐷𝑛 and 𝐷𝑝 (function of mobilities) as: 𝐷𝑛 = 𝑘𝑇𝜇𝑛 and 𝐷𝑝 = 𝑘𝑇𝜇𝑝. Furthermore, 
current equations, 𝐽𝑛⃗⃗  ⃗ and 𝐽𝑝⃗⃗  ⃗, can be simplified (labelled as 3.16 and 3.17) to give: 
 
nnn nqJ  

 (3.16) 
 
ppp pqJ  

 (3.17) 
where 𝑛 and 𝑝 are the electron and hole quasi-Fermi potentials. 
 Thermodynamic Model (Including Self-Heating) 
Equations 3.16 and 3.17 can be rewritten (given as equations 3.18 and 3.19) in the 
thermodynamic model to include the temperature gradient as a driving term. 
  TPnqJ nnnn  

 (3.18) 
  TPpqJ pppp  

 (3.19) 
where 𝑃𝑛 and 𝑃𝑝 are the absolute thermoelectric powers and 𝑇 is the lattice temperature.  
3.3.3. Simulated Device Structure 
In order to allow better understanding and interpretation of the experimental results, it was 
paramount to perform advanced TCAD simulations. Advanced TCAD aided numerical electro-
thermal simulations helped to identify the physical mechanisms taking place inside the device 
during SC and avalanche breakdown, which led to device failure as presented in later sections. 
For TCAD analysis, a full 2D cell structure of a planar MOSFET was constructed, along with 
device symmetry, within TCAD software and the experimental results were reproduced. The 
simulated cell structure along with important annotations is included in Figure 3.22. Table 3.1 
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includes important doping concentration and physical dimension values associated with the 
implemented cell structure. 
Table 3.1: Implemented values for important parameters 
Parameter Value Parameter Value 
NDRAIN 5.0 x 1018 cm-3 Cell Width 17.4 µm 
NDRIFT 1.0 x 1016 cm-3 tOXIDE 50 nm 
NCHANNEL 2.0 x 1017 cm-3 LCHANNEL ~ 350 nm 
NSHIELDING 1.0 x 1019 cm-3 LDRIFT 17 µm 
NSOURCE 6.0 x 1019 cm-3 LDRAIN 1 µm 
 
 
Figure 3.22: Simulated cell structure (Not to scale) 
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The doping concentrations and physical dimensions presented in Table 3.1 were defined with 
the help of literature data and previously published articles [15, 17, 80]. Principal models 
accounting for mobility dependence as well as degeneration and their corresponding 
parameters are briefly discussed and included in later section 3.2.4. The temperature 
dependence of semiconductor devices is well known, therefore, the temperature dependence 
of parameters was also accordingly included. Hence, the heat generation and transport 
equations were solved along with the semiconductor equations. For the purpose of 
simulations, source and body contacts were physically separated but both connected to the 
same bias voltage.  
 
Figure 3.23: Mixed-mode circuit schematic for SC and UIS 
The implemented device structure was used to create a circuit description in order to perform 
mixed-mode simulations as shown in Figure 3.23. In order to account for the inevitable 
presence of parasitic elements (also discussed earlier in section 3.1.1) arising from wires and 
connections, additional components were included. In specific, parasitic inductance and 
resistance at source (LS and RS) affecting the dID/dt at device turn-on as well as the parasitic 
inductance (LD) on drain which gives rise to voltage spikes at turn-on/turn-off. The cell 
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structure was calibrated in order to appropriately match the isothermal transfer 
characteristics (ID versus VGS) and output characteristics (ID versus VDS) of Dev-A. However, by 
any means, it is not an actual representation of actual device structure. Therefore, these 
simulations act as generic analysis in order to have a qualitative analysis of physical 
mechanisms responsible for device failure. The measured transfer characteristics were 
obtained using a curve tracer at VDS = 20 V for TCASE of 300 K and 410 K. Figure 3.24 includes 
the measured (squares) and simulated (solid) transfer characteristics. The experimental and 
simulation results both verify the unstable behaviour for a typical SiC MOSFET as also 
illustrated in Figure 2.8. The measured output characteristics also obtained using a curve 
tracer for VGS sweep starting from 10 V up until 20 V in steps of 2 V at VDS = 20 V and TCASE = 
300 K. Figure 3.25 includes the measured (squares) and simulated (solid) output 
characteristics. 
 
Figure 3.24: Isothermal simulated (solid) and measured (squares) transfer (ID vs. VGS) 
characteristics 
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Figure 3.25: Isothermal simulated (solid) and measured (squares) output (ID vs. VDS) 
characteristics 
The defects (traps) at the semiconductor/oxide (SiC/SiO2) interface also play an important role 
in device’s behaviour as they lead to trapping of electrons which then has a concurrent effect 
on electron mobility due to Coulomb scattering phenomena. It is therefore really important 
to consider the inclusion of density of fixed charge (QF) and interface states (Dit) at the 
interface. Several studies have reported about the behaviour of interface levels/states on 
MOSFET devices [35, 81, 82]. These trap levels, when occupied by electrons, act as acceptor-
like (negatively charged) above mid-gap energy (Ei). One effect due to this is threshold voltage 
(Vth) instability (in this case, positive shift). The analytical expression for Vth is included in 
equation 3.20 [83].  
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Semiconductor devices have the ability to support high voltages in the OFF-state, without 
having a significant drain leakage current (IDSS). The avalanche breakdown mechanism is 
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dependent on the distribution of electric field (E) inside the structure [15]. During device 
design, NDRIFT is carefully chosen to obtain the desired breakdown voltage (VBD) of 
approximately 1900 V. At the same time, the depth of the N-Drift layer should be 
appropriately selected as it should contain the full depletion layer width (Wm) corresponding 
to VBD of the device being designed. It is crucial to avoid the depletion region reaching the N+ 
substrate region as it causes punch through. The analytical device design equations defining 
the VBD and WM for non-fully N- depleted region structures are included here as equation 3.21 
and 3.22 respectively [17]. 
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where EC is the critical electric field which is defined (equation 3.23 for 4H-SiC) as: 
 814103.3 DC NE   (3.23) 
For 4H-SiC, equation 3.21 and 3.22 could be written as a function of NDRIFT only as presented 
in equation 3.24 and 3.25 below [17]: 
 4315100.3  DRIFTBD NV  (3.23) 
 87111082.1  DRIFTm NW  (3.24) 
In the presence of the high electric field, the collision of mobile carriers possessing sufficient 
energy with the lattice atoms results in the creation of electron-hole pairs. This is known as 
impact ionization. Subsequently, electron-hole pairs generated due to impact ionization result 
in the generation of further electrons and holes pairs. In other words, impact ionization is an 
augmented process producing a continuous flow of electrons through the depletion region 
which results in a significant flow of current between drain and source during avalanche 
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breakdown. Therefore, appropriate impact ionization model needs to be selected within 
simulations. The maximum operating voltage for a power device is therefore limited by 
avalanche breakdown mechanism [17]. 
3.3.4. Physical Models 
Appropriate use of physical device models is essential in order to account for mechanisms 
such as degradation of carrier mobility, carrier recombination, the definition of the band gap 
and impact ionization (avalanche breakdown). The parameters of the physical models used 
were changed until an appropriate calibration of the device characteristics was achieved. The 
selection of mobility models and avalanche generation implemented here were selected with 
the help of various different literature materials [75, 84-86]. 
Carrier Mobility (µ) Models 
A modular approach is used within Sentaurus to define the carrier mobilities. At the least, the 
carrier mobility is a function of lattice temperature (T). The carrier mobility can degrade 
further due to doping concentration, interface traps, and high electric fields. Usually, more 
than one mobility model is activated and all the mobility contributions (such as bulk and 
channel etc.) are combined using Matthiessen’s rule as expressed in equation 3.26: 
 
..........
111
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
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 Phonon Scattering – Constant Mobility Model 
This mobility model is defined by default. The constant mobility model [87], calibrated up to 
460 K,  accounts for the phenomena of phonon scattering and is only dependant on T. Here, 
it is defined in equation 3.27 as: 
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 Doping Dependence – Arora Mobility Model 
The mobility degradation occurs due to scattering caused by impurity atoms which should also 
be taken into account. The Arora mobility model [88], calibrated up to 500 K, was used to 
account for the mobility degradation due to doping in the channel. The model (equations 3.28 
- 3.32) is defined as: 
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 Interface Degradation – Lombardi Mobility Model 
The presence of a high transverse electric field in the channel region of a MOSFET leads to a 
strong interaction of the carrier to the SiC/SiO2 interface. The carriers experience scattering 
due to acoustic surface phonons and surface roughness. The degradation of mobility due to 
these phenomena needs to be taken into account. Here, to take into account these 
mechanisms, Lombardi model [87] was used. This model has been calibrated up to lattice 
temperature of 460 K. The terms accounting for acoustic phonon scattering and surface 
roughness are given in equation 3.33 and 3.34 respectively: 
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The contributions due to µac and µsr are then combined with the bulk mobility using 
Matthiessen’s rule (equation 3.35 – 3.37): 
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 Density of Interface traps – NegInterfaceCharge Mobility Model 
The implementation of a mobility model which accounts for the mobility degradation due to 
such high density of interface traps (Dit) in SiC is really important. SiC/SiO2 interface technology 
is highly plagued by high Dit which tends to not only affect the mobility in the channel but also 
lead to Vth instability. NegInterfaceCharge model [75] accounts for mobility contributions due 
to phenomena of Coulomb scattering. It is defined as (equation 3.38 – 3.40): 
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Where 
     0exp1 EFFf    (3.39) 
 )exp( critlxD   (3.40) 
 Carrier Saturation velocity – High-Field Saturation Model 
At high electric fields, the carrier drift velocity saturates to a certain speed defined as 
saturation velocity (vsat) and hence it is no more proportional to the electric field. To take into 
account this effect, Canali mobility model [89] was used. Canali model has been calibrated up 
to 430 K. It is defined as (equation 3.41 – 3.43): 
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Avalanche Generation Model 
The generation of electron-hole pairs occurs as a result of Impact ionization (avalanche 
generation). The process of avalanche generation requires a certain threshold for electric field 
strength. This electric field strength eventually results in the acceleration of the carriers 
through the space charge regions. Avalanche generation is important to assess the avalanche 
breakdown performance of SiC power devices. The generation rate is expressed using 
equation 3.44 as: 
 
ppnnii pvnvG    (3.44) 
where αn and αp are the ionization coefficients for electrons and holes respectively. 
Various different models exist for the behaviour of the ionization coefficients. Okuto-Crowell 
model [90] was implemented as expressed in equation 3.45 below: 
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where T is the lattice temperature and T0 = 300 K. 
Lastly, all the parameter values for the models used have been included separately in 
Appendix A at the end of the thesis. 
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4. Short Circuit Robustness 
4.1. Experimental Testing and Results 
4.1.1. Experimental Results – Functional Characterisation 
This section represents all the experimental results obtained on packaged SiC power MOSFETs 
during SC. Tests were carried out parametrically over: TCASE, VDD, VGS and PSC(pk). The test results 
presented in chapter 4 are on three different DUTs from different manufacturers. Some of the 
important features of these devices are summarised here in Table 4.1. 
Table 4.1: Summary of relevant device parameters 
DUT VDS(max) (V) RDS(on) @     
25 °C (mΩ) 
ID @ 25 °C 
(A) 
CISS (pF) Package 
Dev-A [91] 
1200 80 
36 950 
TO-247 
Dev-B [92] 40 2080 
Dev-C [93] 45 1700 HiP247TM 
 
Case Temperature (TCASE) Sweep 
First set of tests presented here demonstrate the effect of different TCASE (–25 °C, 25 °C and 75 
°C) on the SC performance while keeping all the other parameters (VDD = 600 V and VGS = 18 
V) unchanged. Figure 4.1 and 4.2 present ID and VDS waveforms during SC for TCASE = –25 °C. 
Figure 4.3 present SC ID waveforms at failure for three different TCASE on three separate Dev-A 
devices and all the relevant test conditions are also summarised in Table 4.2. The SC pulse was 
gradually increased to move out of the short circuit safe operating area (SCSOA) until failure 
was observed in order to determine the absolute SC limits of the DUT for the applied test 
conditions. SC energies for failure tSC were also calculated using equation 3.4 and included in 
the table. Trapezoidal numerical integration (trapz) function within MATLAB was used to 
calculate energy and the code is included in Appendix B. 
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Figure 4.1: Experimental SC drain current (ID) waveforms; Dev-A; VDD = 600 V; VGS = 18 V; TCASE 
= –25 °C; tsc = 7 µs, 8 µs and 9 µs (Failure) 
 
Figure 4.2: Experimental SC drain voltage (VDS) waveforms; Dev-A; VDD = 600 V; VGS = 18 V; 
TCASE = –25 °C; tsc = 7 µs, 8 µs and 9 µs (Failure) 
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Figure 4.3: Experimental SC drain current (ID) waveforms; Dev-A; VDD = 600 V; VGS = 18 V; TCASE 
= –25 °C, 25 °C and 75 °C; Comparison  
As the critical tSC is progressively approached, few important observations can be made, which 
are also quite apparent from Figure 4.1. A significant appearance of the current tail after 
device turn-off started to occur followed by the predominant change in sign of the current 
derivative prior to device turn-off. Eventually, at critical tSC, ID increased rapidly and 
uncontrollably which led to the destruction of the device as also pointed out in Figure 4.1. The 
DUTs in SC failed catastrophically at tSC of 9 µs, 8.6 µs and 8 µs for TCASE of –25 °C, 25 °C and 75 
°C respectively as shown in Figure 4.3. ESC at failure for each critical tSC were also plotted versus 
TCASE and included in Figure 4.4. As the TCASE was increased, the SC withstand capability of the 
DUT deteriorated suggesting that the failure is TCASE dependent and in some way associated 
to reaching critical junction temperature (TJ) which results in irreversible damage to the 
device. 
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Table 4.2: Summary of test conditions (Dev-A; Different TCASE) 
TCASE (°C) VDD (V) VGS (V) tSC (µs) at Failure ESC (J) at 
Failure 
-25 
600 18 
9 0.76 
25 8.6 0.73 
75 8 0.67 
 
 
Figure 4.4: Relationship between ESC at failure versus TCASE; Dev-A 
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Input Voltage (VDD) Sweep 
The second set of tests presented here are at three different VDD (400 V, 600 V, and 800 V) 
while keeping all the other test parameters (TCASE = 150 °C and VGS = 16 V) unaltered. Figure 
4.5 present ID waveforms during SC for VDD = 600 V. Some of the selective results for three 
different VDD on three separate Dev-A DUTs are presented in Figure 4.6 and summary of all 
the relevant test conditions is given in Table 4.3. These tests were carried out with an aim to 
demonstrate the SC robustness at different PSC(pk) as well as also point out the approximate 
VDD at which the DUT could sustain tSC ≥ 10 µs. The PSC(pk) calculations were also carried out 
using equation 3.3 and included in the table. Here at VDD = 400 V, Dev-A can withstand SC of 
tSC ≥ 10 µs and therefore tSC was increased well above 10 µs up to 15 µs with a small current 
tail. On the other hand, the substantial current tail could be seen as early as tSC of 9.4 µs and 
6.6 µs for VDD of 600 V and 800 V respectively. Since TJ rise is directly proportional to the power 
dissipation inside the device, tSC at which current tail starts to appear is brought forward with 
increasing PSC(pk). 
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Figure 4.5: Experimental SC drain current (ID) waveforms; Dev-A; VDD = 600 V; VGS = 16 V; TCASE 
= 150 °C; tsc = 8 µs, 9 µs and 9.4 µs 
 
Figure 4.6: Experimental SC drain current (ID) waveforms; Dev-A; VGS = 16 V; TCASE = 150 °C; 
VDD = 400 V, 600 V and 800 V; Comparison 
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Table 4.3: Summary of test conditions (Dev-A; Different VDD – High Power) 
VDD (V) TCASE (°C) VGS (V) tSC (µs) PSC(pk) (kW) 
400 
150 16 
15 57.60 
600 9.4 88.20 
800 6.6 100.80 
 
During the course of SC characterisation, two distinctive SC results were observed which also 
helped to lead to the conclusion that there could be two different modes of failure during SC 
as discussed in further detail later on in section 4.2. Figure 4.7 and 4.8 present SC results at 
VDD of 400 V (TCASE = 90 °C) and 800 V (TCASE = 150 °C) on previous generation Dev-A* DUTs for 
a fixed VGS of 18 V and the test conditions are summarised in Table 4.4. For VDD = 800 V, Figure 
4.7, tON of 10 µs was sent to the DUT and it failed catastrophically without even turning off. 
Above certain high voltage value (mainly above VDD = 400 V), as failure was approached, it was 
not possible to turn-off the device safely even if tON was increased carefully in steps of (ns) 
and hence all tests resulted in catastrophic DUT failure. Another important observation to be 
noted here is that the DUT actually failed slightly before completing 10 µs. On the other hand, 
for VDD = 400 V, Figure 4.8, tSC was increased progressively. Instead, a different failure 
observation was made where the ID of DUT significantly decreased for tSC = 32.2 µs (dashed 
line) without catastrophic failure indicating that the DUT had become partially nonoperative. 
The decrease in the ID current was observed immediately as the tSC was increased from 32.1 
µs to 32.2 µs. For tests at VDD = 400 V, for tSC of 32.2 µs, the gate voltage also decreased from 
18 V to 13 V when the ID decreased due to increased gate leakage current (IGSS) [94]. Alongside, 
a decrease in gate-source impedance was also measured. Therefore, the DUT was classed as 
being degraded and not fit for purpose anymore. 
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Figure 4.7: Experimental SC drain current (ID) waveform; Dev-A*; VDS = 800 V; VGS = 18 V; TCASE 
= 150 °C; tSC = 10 µs (Failure) 
 
Figure 4.8: Experimental SC drain current (ID) waveform; Dev-A*; VDS = 400 V; VGS = 18 V; TCASE 
= 90 °C; tSC = 29 µs, 30 µs, 31 µs, 32.1 µs and 32.2 µs (Degradation) 
- 84 - 
 
Table 4.4: Summary of test conditions (Dev-A*; Different VDD – Failure Mode) 
VDD (V) TCASE (°C) VGS (V) tSC (µs) 
400 
90 
18 
29, 30, 31, 32.1 and 
32.2 
800 150 10 
* Previous generation SiC MOSFET of Dev-A 
In order to verify that two different failure mechanisms exist during SC, the third set of tests 
were performed at low VDD (and PSC(pk)) with long tON pulse duration where tON of the gate 
signal was kept constant to 100 µs. Here, VDD was increased starting from 100 V until failure 
was observed. This set of tests were designed in order to study the DUT behaviour for slower 
temperature dynamics and hence longer thermal stress as opposed to the tests presented 
earlier for a range of higher VDD resulting in faster temperature dynamics and shorter thermal 
stress (shorter tON until failure). Figure 4.9 – 4.11 show selective results on Dev-A for three 
different VDD at low power and summary of all the relevant test conditions are also included 
in Table 4.5. 
Figure 4.9 shows the ID waveforms for the three VDD. The DUT survived the whole tON duration 
for VDD = 100 V and 150 V. When the VDD was increased to 175 V, the DUT was not able to 
sustain the whole tON duration and it failed at approximately 85 µs as also seen in Figure 4.9 
when ID drops to zero. Moreover, important observations are highlighted and presented in 
Figure 4.10 and 4.11. VGS dropped down to zero and IGSS suddenly increased corresponding to 
the time instant when ID dropped to zero. It clearly indicates that the gate-source impedance 
decreased significantly to a point where there is a short between gate and source resulting in 
device turn-off at 85 µs. Furthermore, this was also confirmed by physical measurement of 
resistance between gate and source (RGS) which was found to be less than 1 Ω. In this case, 
the DUT did not fail catastrophically and hence could be classed as degraded due to loss of its 
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intended operation resulting from damage to the gate/source structure. Failure of some 
constituent features such as the metallization layer and/or passivation layer could possibly 
have resulted in device degradation.  
Table 4.5: Summary of test conditions (Dev-A; Different VDD – Low Power; fixed tON) 
VDD (V) TCASE (°C) VGS (V) tON (µs) PSC(pk) (kW) 
100 
25 18 100 
16.70 
150 26.85 
175 32.73 
 
 
Figure 4.9: Experimental SC drain current (ID) waveforms; tON = 100 µs; VGS = 18 V; TCASE = 25 
°C; Dev-A; VDD = 100 V, 150 V and 175 V (Degradation) 
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Figure 4.10: Experimental Gate voltage (VGS) waveforms; Dev-A; tON = 100 µs; VGS = 18 V; TCASE 
= 25 °C; VDD = 100 V, 150 V and 175 V (Degradation) 
 
Figure 4.11: Experimental Gate current (IGSS) waveforms; Dev-A; tON = 100 µs; VGS = 18 V; TCASE 
= 25 °C; VDD = 100 V, 150 V and 175 V (Degradation) 
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Gate Voltage (VGS) Sweep 
The last set of results were carried out to study device behaviour at different VGS without 
failure. Here, the test was performed at fixed tSC of 6 µs for two different VGS of 16 V and 19 
V. The resulting ID waveforms are shown in Figure 4.12. The test conditions are also 
summarised in Table 4.6. For comparison, lower VGS implies lower ISC(pk) which results in lower 
PSC(pk). Obviously, as suggested earlier, the SC robustness is temperature dependent, thus, the 
DUTs during SC would be more robust at lower VGS since lower PSC(pk) would result in lower TJ 
rise inside the device. However, it is desirable to operate at higher VGS to benefit from better 
device performance as dictated by the device’s transfer and output characteristics. 
Table 4.6: Summary of test conditions (Dev-A; Different VGS) 
VDD (V) TCASE (°C) VGS (V) tSC (µs) PSC(pk) (kW) 
600 75 
16 
6 
85.20 
19 108.24 
 
 
Figure 4.12: Experimental SC drain current (ID) waveforms; Dev-A; VDD = 600 V; tSC = 6 µs; TCASE 
= 75 °C; VGS = 16 V and 19 V 
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4.1.2. Experimental Results – Structural Characterisation 
This section represents the experimental results carried out on bare dies. The tests presented 
here are on Dev-A at VDD of 400 V and 600 V. Table 4.7 includes a summary of all test condition. 
Bespoke Infrared (IR) thermography, as explained in section 3.2.1 [65], was used to investigate 
the surface temperature distribution of the DUT under different test conditions with an aim 
to observe what the device undergoes close to and/or at failure. Figure 4.13 shows ID 
waveforms resulting from a gradual increase in tON for VDD = 400 V. 
Table 4.7: Summary of test conditions (Dev-A) 
VDD (V) TCASE (°C) VGS (V) tSC (µs) 
400 25 18 
10, 13, 14, 15, 
15.5, 16 and 17 
600 25 18 5, 6, 7 and 8 
 
 
Figure 4.13: Experimental SC drain current (ID) waveforms; Dev-A; VDD = 400 V; VGS = 18 V; 
TCASE = 25 °C; tsc = 10 µs, 13 µs, 14 µs, 15 µs, 15.5 µs, 16 µs and 17 µs 
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IR system was configured to capture a thermal image at end of each tON pulse. Two different 
thermal maps showing normalized surface temperature distribution (measured temperatures 
were well in excess of 500 °C and outside of the camera’s calibration range as also discussed 
in section 3.2.1) are presented in Figure 4.14 (a) and (b) corresponding to tSC of 10 µs and 17 
µs respectively. The Figure 4.14 (a) shows a uniform temperature distribution (tSC = 10 µs) over 
the entire device’s active area due to having uniform current conduction throughout the 
entire device. However, when tON reached 17 µs, the surface temperature distribution was 
non-uniform (encircled portion) as could be seen in Figure 4.14 (b). It shows that an essential 
feature(s) of the device in the encircled portion was somehow degraded. Thus, cells in that 
portion carry less current and finally become inoperative (residual RGS measured in few ohms).    
 
(a) – tSC = 10 µs 
 
(b) – tSC = 17 µs 
Figure 4.14: Normalized temperature distribution; Dev-A; VDD = 400 V; VGS = 18 V; TCASE = 25 °C 
Source Pads 
Gate Pad 
Die Border 
Location of 
degradation 
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The ID waveforms for the test at VDD = 600 V are included in Figure 4.15. Here, the IR map 
corresponding to turn-off of tSC = 8 µs at failure is presented in Figure 4.16. The thermal map 
discovered phenomena of current crowding in a small confined area leading to the formation 
of a hot-spot (encircled; positive feedback phenomena) prior to failure as can be seen in Figure 
4.16. Such phenomena occur when the temperature within a small cluster of cells keeps on 
increasing when makes those cells draw more and more current leading to thermal runaway.  
 
Figure 4.15: Experimental SC drain current (ID) waveforms; Dev-A; VDD = 600 V; VGS = 18 V; 
TCASE = 25 °C; tsc = 5 µs, 6 µs, 7 µs and 8 µs (Failure) 
 
Figure 4.16: Normalized temperature distribution; Dev-A; VDD = 600 V; VGS = 18 V; TCASE = 25 °C 
Hot-spot 
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4.1.3. Aging Test Results 
Another important aspect to be investigated was the SC robustness of SiC power MOSFETs 
when subjected to repetitive SC stress and hence aging tests were carried out. It is important 
since SC events could occur quite frequently during power systems. Here, the packaged Dev-
A DUT was subjected to repetitive pulses of tSC with an aim to detect variations, if any, in 
electrical waveforms. Therefore, tSC value of 10 µs corresponding to usual nominal 
requirement (far away from failure critical tSC duration) was chosen for a given set of test 
conditions also summarised in Table 4.8. The aging test was carried out at VDD = 400 V, VGS = 
19 V and TCASE = 150 °C and the resulting ID waveforms for up to 1000 SC pulses are presented 
in Figure 4.17. An obvious change in the device characteristics was manifested as the aging 
stress accumulated. The ID current during SC decreased significantly (but later on stabilized) 
as the number of pulses increased. The VGS along with voltage drop across (RG) were also 
measured. The voltage drop across RG was then used to calculate IGS given the RG value. The 
evolution of VGS and IGS waveforms during the aging test are depicted in Figure 4.18 and 4.19 
respectively. The decrease in VGS could be better understood by making a reference to 
increasing IGS shown in Figure 4.19. Increase in IGS possibly indicates degradation of structural 
features (such as gate oxide and/or metallization layer) which resulted in a decrease of the 
overall resistance within the gate-to-source loop. As a result of that, a concurrent increase in 
the device’s RON was observed therefore explaining the observed ID decrease [95].    
Table 4.8: Summary of aging test conditions (Dev-A) 
VDD (V) TCASE (°C) VGS (V) tSC (µs) 
400 150 19 10 
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Figure 4.17: Experimental SC drain current (ID) waveforms; VDD = 400 V; VGS = 19 V; TCASE = 150 
°C; Dev-A; tSC = 10 µs (1000 pulses) 
 
Figure 4.18: Experimental Gate voltage (VGS) waveforms; VDD = 400 V; VGS = 19 V; TCASE = 150 
°C; Dev-A; tSC = 10 µs (1000 pulses) 
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Figure 4.19: Experimental Gate current (IGS) waveforms; VDD = 400 V; VGS = 19 V; TCASE = 150 
°C; Dev-A; tSC = 10 µs (1000 pulses) 
4.1.4. Experimental Results – On other DUTs 
Dev-B: Some tests were also performed on Dev-B DUT and the corresponding ID waveforms 
are included in Figure 4.20 and the test conditions are summarised in Table 4.9. The tests were 
performed at VDD = 600 V, VGS = 18 V and TCASE = 25 °C. Here, the tON of the DUT was increased 
with an aim to discover precursors of failures, if any, similar to the ones observed above for 
Dev-A. As the tON was increased, the appearance of prominent current tails started to appear 
(as also observed earlier) at approximately tSC = 13 µs onwards.        
Table 4.9: Summary of test conditions (Dev-B) 
VDD (V) TCASE (°C) VGS (V) tSC (µs) 
600 25 18 
12, 13, 14, 14.5, 
15 and 15.5 
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Figure 4.20: Experimental SC drain current (ID) waveforms; Dev-B; VDD = 600 V; VGS = 18 V; 
TCASE = 25 °C; tsc = 12 µs, 13 µs, 14 µs, 14.5 µs, 15 µs and 15.5 µs 
Dev-C: A few tests performed on Dev-C DUT are also presented here. Figure 4.21 shows ID 
waveforms for tests performed at VDD = 400 V, VGS = 20 V and TCASE = 25 °C. The test conditions 
are included in Table 4.10. Here, again, similar precursors leading to failure were identified as 
already observed for previous DUT types. The current tails started to appear at approximately 
tSC = 8 µs which became prominent as the tON was increased further. Dev-C DUT also exhibited 
similar signs prior to failure indicating possibly that the physical mechanism responsible for 
different SiC power MOSFETs tested during SC are probably similar to each other. 
Table 4.10: Summary of test conditions (Dev-C) 
VDD (V) TCASE (°C) VGS (V) tSC (µs) 
400 25 20 7, 8, 8.5, 9 and 9.5 
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Figure 4.21: Experimental SC drain current (ID) waveforms; Dev-C; VDD = 400 V; VGS = 20 V; 
TCASE = 25 °C; tsc = 7 µs, 8 µs, 8.5 µs, 9 µs, and 9.5 µs 
4.2. Simulation Results 
The simulations were carried out at: VDD = 400 V; VGS = 18 V; TCASE = 25 °C. The simulated ID 
waveforms showing current tail and change in current derivative at device turn-off along with 
corresponding average surface temperature (tsc = 17 µs, 18 µs, and 18.5 µs) are included in 
Figure 4.22. In order to better understand the underlying mechanism responsible for the 
formation of the current tail, the hole current component flowing out of the P-Body terminal 
(separated from the N+ Source terminal; two separate terminals for P-Body and N+ Source 
were used) was plotted as shown in Figure 4.23. From Figure 4.23, the significant hole current 
component flow could be observed which would also be responsible for the change of current 
slope just before turn-off. Another aspect to be noted in Figure 4.22 is the extremely high 
average surface temperatures at around 1000 K.    
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Figure 4.22: Simulated SC drain current (ID) waveforms (solid); Average surface temperature 
(dashed) VDD = 400 V; VGS = 18 V; TCASE = 25 °C; tsc = 17 µs, 18 µs, and 18.5 µs 
 
Figure 4.23: Simulated SC drain current (ID) waveforms (solid); Hole current component 
(dash/dot) VDD = 400 V; VGS = 18 V; TCASE = 25 °C; tsc = 17 µs, 18 µs, and 18.5 µs 
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The hole current density within the cell structure was also plotted at different time instances 
for tSC = 18.5 µs as illustrated in Figure 4.24. At the start (t = 16 µs), hole concentration value 
is insignificant and therefore, the leakage current between the P-Body / N-Drift junction is 
negligible. However, as the temperature increased further (t = 16.5 µs – t = 18.5 µs), hole 
concentration level increased giving rise to a gradual increase in the leakage current, thus 
concurrently also resulting in hole current component flowing out of the P-Body terminal. The 
presence of high electric field (E) in the N-Drift region generated hole carriers which move 
towards the top of the device. Once the hole carrier concentration is high enough, they 
eventually punch through the P-Body / N-Drift region resulting in significant hole current 
density. At the same time, however much smaller in magnitude, leakage current due to the 
generation of electrons from source to drain also takes place when VGS = 0 V. Indeed, the 
current tail consists of both hole and electron current components responsible for leakage 
current. The current tail eventually goes to zero once all the generated carriers are removed 
(t = 19 µs – t = 20 µs).  
 
Figure 4.24: Simulated hole current density; VDD = 400 V; VGS = 18 V; TCASE = 25 °C 
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Moreover, leakage current could also reach critical level resulting in device failure due to 
thermal runaway. Simulated ID waveforms (tsc = 5 µs, 5.5 µs, and 6.2 µs) along with 
corresponding average surface temperature waveforms carried out at VDD = 600 V; VGS = 18 V; 
TCASE = 25 °C are included in Figure 4.25. At failure after DUT turn-off, the ID increases 
uncontrollably after turn-off due to this positive feedback phenomena of thermal runaway. 
Furthermore, SC withstand capability is deteriorated as the TCASE is increased since it requires 
a shorter time to reach the critical temperature to trigger thermal runaway as clearly depicted 
by the experimental results in Figure 4.3 and 4.4. Since the starting temperature is higher, it 
takes less time to thermally generate carriers responsible for leakage current value 
corresponding to the critical TJ causing failure. The increase in current slope at DUT turn-off is 
much more significant in simulations as compared to the experimental results presented 
earlier. It is due to the reason that the simulations were carried out with single cell whereas a 
real device consists of many cells which will have some differences introduced alongside the 
process. Thus, the electro-thermal interactions with surrounding cells are not taken into 
account. Lastly, all the test conditions at which the simulations were performed are also 
summarised in Table 4.11.  
Table 4.11: Summary of simulation test conditions 
VDD (V) TCASE (°C) VGS (V) tSC (µs) 
400 
25 18 
17, 18 and 18.5 
600 5, 5.5 and 6.2 
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Figure 4.25: Simulated SC drain current (ID) waveforms (solid); Average surface temperature 
(dashed) VDD = 600 V; VGS = 18 V; TCASE = 25 °C; tsc = 5 µs, 5.5 µs, and 6.2 µs (Failure) 
4.3. Discussion 
The overall aim of this chapter is to present a pool of experimental results in order to 
extensively characterise SiC power MOSFETs as well as identify device limitations under SC 
operation at various different test conditions. In order to achieve this, functional and 
structural characterisation was performed followed by TCAD simulations in order to interpret 
experimental results as well as understand the corresponding underlying physical 
mechanisms responsible for failure when subjected to SC condition. Tests have been 
presented here on three different device types of similar ratings from different 
manufacturers. The appearance of current tails and change of current slope at device turn-off 
associated to reaching critical TJ temperature within the device have been identified as signs 
leading to device failure. Also, it is apparent that these devices are unable to attain the SC 
withstand capability requirement of tSC = 10 µs at two-thirds of the rated VDS(max) [51]. From 
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the experimental and simulation results presented above, following statements about SC 
robustness of SiC power MOSFETs could be said: 
 Dependence on TCASE. Higher TCASE deteriorates tSC capability. As TCASE is increased, the 
margin required to reach critical temperature for failure shrinks as also supported by 
Figure 4.3 and 4.4.  
 Dependence on VDD. Higher VDD worsens tSC capability. As VDD is increased, PSC(pk) also 
increases. Higher PSC(pk) results in sharper temperature rise and hence reaching 
critical TJ faster showing precursors of failures as also demonstrated in Figure 4.6. 
 Dependence on VGS. Higher VGS results in higher ISC(pk) (dictated by the transfer 
characteristics) while keeping other test conditions unaltered as shown in Figure 
4.12. Higher ISC(pk) would result in higher PSC(pk) thus SC robustness worsens for higher 
VGS. Devices can be operated at lower VGS to give longer SC withstanding but at an 
expense of poorer on-state performance. 
 Two different failure mechanisms as illustrated with aid of Figure 4.26. Type I: 
Uncontrollable increase in ID (thermal runaway) for higher VDD (See Figure 4.3, 4.7, 
4.15, 4.16 and 4.25). Type II: Degradation due to a permanent change in device 
features such as metallization layer and/or passivation layer for lower VDD 
(Demonstrated in Figure 4.8 – 4.11 and 4.14). 
 The ISC(pk) decreases as the DUT ages subjected to repetitive SC pulses as also 
illustrated in Figure 4.17 – 4.19. It is due to an irreversible increase in contact 
resistivity of source metal resulting in an increase of RON as also discussed in [95]. 
Finally, to conclude this chapter, different failure mechanism for SiC power MOSFETs during 
SC are discussed here. As briefly mentioned earlier, two possible phenomena occur giving rise 
to two different failure mechanisms. They have been labelled as Type I and Type II failure 
modes. During Type I failure mode, DUT at failure experiences a sharp increase in ID resulting 
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in thermal runaway. Whereas, Type II failure mode occurs due to degradation of essential 
device features (such as gate oxide, metallization layer and/or passivation layer) and hence 
resulting in device eventually becoming inoperative. Both modes are temperature driven but 
are distinguished by the change in junction temperature over time (dTJ/dt) as demonstrated 
in Figure 4.26. It is due to the fact that temperature rise is directly proportional to power 
dissipation and hence to VDD.  The temperature required to trigger thermal runaway 
(TT_RUNAWAY) would obviously be higher than the temperature required to cause degradation 
(TDEGRADATION) of device features. For the case when power dissipation is lower, device 
temperature would have slower dynamics high enough to surpass the degradation threshold 
(TDEGRADATION) but not enough to reach thermal runaway threshold (TT_RUNAWAY). If the device is 
subjected to TDEGRADTAION for long enough duration, it results in irreversible damage to device 
features (Type II failure). As a result of this, the device loses partial or full ability to conduct 
current. On the contrary, higher power dissipation results in a faster temperature rise such 
that it reaches TT_RUNAWAY. At this point, a large number of hole carriers are generated which is 
responsible for high leakage current resulting in a thermal runaway (results in uncontrollable 
ID increase and device destruction – Type I failure). In this case, the duration DUT stays at 
TDEGRADATION is not long enough to cause substantial damage to the device surface. For 
intermediate power levels, the failure type is distinguished by the time required to degrade 
the device and time needed to trigger thermal runaway point. In a certain case, where both 
occur, Type I failure mechanism always prevails.  
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Figure 4.26: Proposed types of failure (Type I and Type II) 
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5. Avalanche Breakdown Robustness 
5.1. Experimental Testing and Results 
5.1.1. Experimental Results – Functional Characterisation 
This section represents all the experimental results obtained on packaged SiC power MOSFETs 
during UIS. Tests were carried out parametrically over: TCASE, VDD, VGS, and LLOAD. The test results 
presented in chapter 5 are on three different DUTs from different manufacturers. Some of the 
important features of these devices are summarised here in Table 5.1. 
Table 5.1: Summary of relevant device parameters  
DUT VDS(max) (V) RDS(on) @     
25 °C (mΩ) 
ID @ 25 °C 
(A) 
COSS (pF) Package 
Dev-A [91] 
1200 80 
36 80 
TO-247 
Dev-B [92] 40 77 
Dev-C [93] 45 130 HiP247TM 
 
TCASE Sweep 
The first set of UIS results for three different TCASE values (–25 °C, 25 °C and 75 °C) are 
presented here in order to assess the avalanche robustness of Dev-A DUTs while keeping all 
the other parameters (VDD = 400 V, LLOAD = 500 µH and VGS = 0 V) unaltered. Figure 5.1 present 
VDS and IL waveforms for a safe UIS event at TCASE of –25 °C. A safe UIS test is characterized by 
the return of IL and VDS to zero and VDD (blocking state) respectively. The VDS and IL waveforms 
at failure for TCASE of –25 °C are also included in Figure 5.2. For a UIS transient at failure, 
illustrated in Figure 5.2, the DUT loses its blocking ability resulting in a sharp collapse of VDS 
and the current starts to increase again (as dictated by VDD and LLOAD) due to an internal short 
amongst all the DUT terminals followed by a catastrophic failure. 
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Figure 5.1: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
400 V; VGS = 0 V; TCASE = –25 °C; LLoad = 500 µH; Dev-A; Safe UIS 
 
Figure 5.2: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
400 V; VGS = 0 V; TCASE = –25 °C; LLoad = 500 µH; Dev-A; Failure UIS 
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Table 5.2: Summary of test conditions (Dev-A; Different TCASE) 
TCASE (°C) VDD (V) VGS (V) LLOAD (µH) IAV (A) at Failure EAV (J)** at Failure 
-25 
400 0 500 
57 0.99 
25 49 0.77 
75 43 0.68 
 
In order to study the behaviour of TCASE on DUTs, LLOAD was kept same while tON was increased 
to get higher IAV value until failure was observed for each TCASE. The failure IL waveforms for 
three TCASE are included in Figure 5.3. At failure, an important observation about IAV in Figure 
5.3 is that its value decreases as the TCASE is increased. At the same time, decreasing IAV value 
with increasing TCASE also results in a lower EAV. The corresponding VDS waveforms at failure 
are also shown in Figure 5.4. 
** Failure: IL and VDS were extrapolated to 0 A and VDD respectively in order to obtain EAV 
 
Figure 5.3: Experimental UIS inductor current (IL) waveforms; Dev-A; VDD = 400 V; LLoad = 500 
µH; VGS = 0 V; TCASE = –25 °C, 25 °C and 75 °C; Comparison 
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Figure 5.4: Experimental UIS drain voltage (VDS) waveforms; Dev-A; VDD = 400 V; LLoad = 500 
µH; VGS = 0 V; TCASE = –25 °C, 25 °C and 75 °C; Comparison 
 
Figure 5.5: Relationship for EAV and IAV at failure versus TCASE; Dev-A 
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Figure 5.5 plots EAV and IAV for failure conditions versus TCASE. The summary of all relevant test 
conditions is included in Table 5.2 along with corresponding EAV values (defined using equation 
3.6) which were calculated using trapz function within MATLAB. The avalanche energy at 
failure is defined as critical EAV. The avalanche capability of Dev-A DUT deteriorates as the TCASE 
is increased as the switched current IAV and energy being dissipated in avalanche (EAV) is 
reduced before the destructive failure onsets. The results above give a clear indication that 
the avalanche breakdown capability and the associated failure of these devices are 
temperature dependent.  
LLOAD Sweep 
The second set of UIS results included here are for different LLOAD values (2430 µH, 2010 µH, 
and 1690 µH) while keeping all the remaining test conditions (VDD = 400 V, TCASE = 150 °C, and 
VGS = 0 V) unchanged. Some of the selective IAV and VDS waveforms are presented in Figure 5.6 
and 5.7 respectively. The test conditions are also summarised in Table 5.3. The tests on Dev-
A were carried out at different LLOAD in order to obtain different energy dissipation rates (i.e. 
different current slopes) during avalanche phase while keeping EAV approximately constant at 
1 J. The tests were started with the biggest available value of LLOAD and decreasing its value 
until failure was obtained. As the LLOAD value is decreased, the IAV value becomes bigger and 
the resultant tAV duration becomes smaller to give the same amount of EAV dissipation as can 
be seen from Figure 5.6. As IAV is increased, the peak power dissipation during avalanche 
(PAV(pk)) also increases which results in a faster TJ rise within DUT. Therefore, for the case of 
LLOAD = 1690 µH, the failure was obtained due to higher IAV resulting in higher TJ even though 
EAV was kept same. These results clearly indicate the dependence of EAV dissipation on the 
LLOAD value. The avalanche capability of Dev-A DUTs deteriorates as the LLOAD is increased.  
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Figure 5.6: Experimental UIS inductor current (IL) waveforms; Dev-A; VDD = 400 V; VGS = 0 V; 
TCASE = 150 °C; LLoad = 2430 µH, 2010 µH and 1690 µH; Same EAV 
 
Figure 5.7: Experimental UIS drain voltage (VDS) waveforms; Dev-A; VDD = 400 V; VGS = 0 V; 
TCASE = 150 °C; LLoad = 2430 µH, 2010 µH and 1690 µH; Same EAV 
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Table 5.3: Summary of test conditions (Dev-A; Different LLOAD) 
TCASE (°C) VDD (V) VGS (V) LLOAD (µH) IAV (A) EAV (J) 
150 400 0 
2430 26.5 1.12 
2010 28.7 1.11 
1690 30.5 1.08** 
 
VGS Sweep 
Furthermore, the third set of test results presented here investigate the dependence of 
avalanche breakdown robustness on gate bias voltage (VGS) used for DUT turn-off. The results 
included here are at two different VGS (0 V and -5 V) while keeping all the other test conditions 
(VDD = 400 V, LLOAD = 500 µH and TCASE = 25 °C) unchanged. Figure 5.8 shows the IL and VDS 
waveforms at VGS = 0 V for safe UIS transient. For comparison, Figure 5.9 plots VDS and IL 
waveforms for both VGS = 0 V and -5 V at same IAV. For VGS = 0 V, the DUT failed at IAV = 47 A. 
On the other hand, for VGS = -5 V, the DUT doesn’t fail at IAV = 47 A which corresponds to the 
value at which the DUT failed when VGS was 0 V. For DUT tested at VGS = -5 V, higher IAV = 50 A 
i.e. higher EAV was needed before failure was observed as illustrated in Figure 5.10. Table 5.4 
includes a summary of all the test conditions along with calculated EAV values. The results show 
the dependence of avalanche ruggedness on turn-off VGS. In order to interpret these results 
and failure, TCAD tools are important. Therefore, the simulation results are included in section 
5.2 giving insights into the proposed failure mechanism during avalanche breakdown phase. 
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Figure 5.8: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
400 V; VGS = 0 V; TCASE = 25 °C; LLoad = 500 µH; Dev-A; Safe UIS 
 
Figure 5.9: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
400 V; VGS = 0 V and -5 V; TCASE = 25 °C; LLoad = 500 µH; Dev-A; Comparison 
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Figure 5.10: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
400 V; VGS = -5 V; TCASE = 25 °C; LLoad = 500 µH; Dev-A; Failure UIS 
 
Table 5.4: Summary of test conditions (Dev-A; Different VGS) 
TCASE (°C) VDD (V) VGS (V) LLOAD (µH) IAV (A) EAV (J) 
25 400 
0 
500 
43 0.75 
47 0.84 
-5 
47 0.88 
50 0.96 
 
5.1.2. Experimental Results – Structural Characterisation 
This section represents the experimental results carried out on bare dies. The tests presented 
here are on Dev-A at VDD = 400 V, LLOAD = 4600 µH, VGS = 0 V and TCASE = 75 °C. Table 5.5 
summarises all the test condition. Bespoke Infrared (IR) thermography, as earlier explained in 
section 3.2.1 [65], was used to investigate DUT’s surface temperature distribution with an aim 
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to observe what the device undergoes close to and/or at failure. Figure 5.11 shows VDS and IL 
waveforms for safe UIS transient before failure. 
 
Figure 5.11: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
400 V; VGS = 0 V; TCASE = 75 °C; LLoad = 4600 µH; Dev-A; Before Failure 
 
Figure 5.12: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
400 V; VGS = 0 V; TCASE = 75 °C; LLoad = 4600 µH; Dev-A; At Failure 
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Figure 5.12 presents the VDS and IL waveforms at failure. The current is almost uniformly 
distributed for the safe avalanche transient as depicted in Figure 5.13 (a). The IAV was 
increased until failure was obtained. The thermal map corresponding to failure is included in 
Figure 5.13 (b). An interesting observation to be made here is the phenomena of localized 
current crowding taking place inside the device where most of the total current is drawn by a 
small number of cells in a small locality within the entire active device area. Due to current 
crowding phenomenon, the formation of hot-spot takes place at the edge of the source pad 
(and the die border), eventually leading to failure. Formation of hot-spots has also been 
previously reported on Si devices [96]. The formation of a hot-spot is usually associated with 
a positive feedback mechanism involving bipolar current flow. 
Table 5.5: Summary of test conditions (Dev-A) 
TCASE (°C) VDD (V) VGS (V) LLOAD (µH) IAV (A) 
75 400 0 4600 
11.9 
13.5 
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(a) – Before failure 
   
 
(b) – At failure 
Figure 5.13: Normalized temperature distribution; Dev-A; VDD = 400 V; VGS = 0 V; TCASE = 75 °C 
 
 
 
 
 
 
 
Source Pads Gate Pad 
Die Border Hot-spot 
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5.1.3. Aging Test Results 
Avalanche breakdown transients could be a frequent event for power devices since certain 
applications purposely make use of the avalanche ruggedness feature of devices. It is 
therefore important to assess the avalanche breakdown robustness of SiC power MOSFETs 
during repetitive UIS stress and therefore aging tests were performed. Here, the packaged 
Dev-A DUT was subjected to the repetitive dissipation of constant EAV value well below the 
critical EAV for the undertaken test conditions. The test conditions are summarised in Table 
5.6. In order to monitor the changes in device characteristics, threshold voltage (Vth) 
parameter was measured at regular intervals (see Appendix C for measurement circuit 
schematics). This parameter shows a marked deviation from the initial value, already after 
few thousand pulses. A total of 669,000 pulses were sent to the device and all the 
measurements obtained for Vth differ from the previous ones which demonstrates continuous 
degradation taking place inside the device. 
Table 5.6: Summary of test conditions (Dev-A; Aging Test) 
TCASE (°C) VDD (V) VGS (V) tAV (µs) IAV (A) EAV (J) 
150 400 0 22 35 0.7 
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Figure 5.14: Evolution of threshold voltage (Vth) due to repetitive UIS stress 
Here, Vth is defined as the gate-source voltage when the drain current equals to 5 mA. Figure 
5.14 illustrates a positive shift in Vth as the UIS stress accumulated on DUT. The shift of Vth is 
usually associated to the interfacial charges (electrons for n-channel) trapped at and near the 
SiO2-SiC interface which also leads to a significant degradation of the device performance due 
to a considerable reduction in the effective channel mobility. The Vth instability of SiC power 
MOSFETs is an ongoing area of research and previous studies show that Vth instability can be 
reduced by applying a nitric oxide (NO) or nitrous oxide (N2O) post-oxidation anneal during 
the device manufacturing stage. Improvement of Vth stability is a major requirement in the 
development of technologically matured SiC power MOSFETs to allow power electronics 
circuitry solely based on SiC device [97-99]. 
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5.1.4. Experimental Results – On other DUTs 
Dev-B: Experimental tests on Dev-B DUT were also performed and selective VDS and IL 
waveforms are included in Figure 5.15 along with the test conditions summarised in Table 5.7. 
The tests were performed at VGS = 0 V, LLOAD = 2430 µH and TCASE = 75 °C while increasing VDD 
until avalanche was achieved which resulted in the failure of the device straight away. Here, 
as could be seen in Figure 5.16 that the device possess no or little avalanche capability. As 
soon as Dev-B DUT entered avalanche breakdown, it failed due to such high breakdown 
voltage of the device. Even though the device’s VBR(DSS) is 1200 V, the actual breakdown of the 
device is almost twice (approximately 2300 V) of the rated value. Such difference is entirely 
down to the device design and due to relatively lower doping of the drift layer which results 
in such high VBR(eff). Such high VBR(eff) implies that the maximum electric field (Emax) inside the 
structure during avalanche is extremely high which results in immediate DUT’s failure. 
On the other hand, Dev-B DUTs have relatively better SC performance as could be seen in 
Figure 4.20 in section 4. DUTs from Dev-B can sustain tSC ≥ 10 µs at VDD = 600 V whereas Dev-
A couldn’t safely sustain tSC = 10 µs as illustrated in Figure 4.3. For nominal operating VDD in 
power converters, the electric field (E) values inside the structure, in particular close to the 
gate oxide, would be relatively lower for Dev-B DUTs. It is believed that the manufacturer has 
compromised on avalanche ruggedness in order to offer better performance elsewhere e.g. 
better SC robustness and Vth stability. 
Table 5.7: Summary of test conditions (Dev-B) 
VDD (V) TCASE (°C) VGS (V) LLOAD (µH) EAV (J) 
210 
75 0 2430 N/A 
220 
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Figure 5.15: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
210 V; VGS = 0 V; TCASE = 75 °C; LLoad = 2430 µH; Dev-B; Before Failure 
 
 
Figure 5.16: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
210 V; VGS = 0 V; TCASE = 75 °C; LLoad = 2430 µH; Dev-B; At Failure 
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Dev-C: A few tests performed on Dev-C DUT are also presented here. Figure 5.17 shows VDS 
and IL waveforms before failure for test performed at VDD = 400 V, VGS = 0 V and TCASE = 75 °C. 
The test conditions are included in Table 5.8. The VDS and IL waveforms at failure are included 
in Figure 5.18. Here, for Dev-C, it is interesting to note that the VBR(eff) is approximately 1400 V 
which is quite close to VBR(DSS) = 1200 V. These devices also possess avalanche ruggedness, 
therefore, have the ability to sustain avalanche breakdown and thus dissipate EAV.    
Table 5.8: Summary of test conditions (Dev-C) 
VDD (V) TCASE (°C) VGS (V) LLOAD (µH) IAV (A) 
400 75 0 
1270 29.8 
1000 34.5 
 
 
Figure 5.17: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
400 V; VGS = 0 V; TCASE = 75 °C; LLoad = 1270 µH; Dev-C; Before Failure 
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Figure 5.18: Experimental UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 
400 V; VGS = 0 V; TCASE = 75 °C; LLoad = 1000 µH; Dev-C; At Failure 
5.2. Simulation Results 
The simulations were carried out at: VDD = 400 V; VGS = 20 V (turn-on) and 0 V (turn-off); LLOAD 
= 500 µH and TCASE = 25 °C. The simulated VDS and IL waveforms at failure are shown in Figure 
5.19. In order to better understand the underlying mechanism responsible for the failure, the 
electron and hole current component flowing out of the N+ Source and P-Body terminals were 
plotted as shown in Figure 5.20. From Figure 5.20, significant electron current component 
flowing into the N+ Source region could be observed as the tAV lapsed until failure occurred. 
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Figure 5.19: Simulated UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 400 
V; VGS = 20 V (turn-on) and 0 V (turn-off); TCASE = 25 °C; LLoad = 500 µH; At Failure 
 
Figure 5.20: Hole and electron current components along with total current at failure 
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The total current density within the cell structure was also plotted at different time instances. 
The current distribution within the complete cell during tON when the DUT’s channel is 
conducting is shown in Figure 5.21. Figure 5.22 presents the total current density within the 
entire cell structure immediately after the device enters avalanche breakdown. As expected, 
during avalanche breakdown, the maximum impact ionization takes place at the curvature of 
the P-Body / N-Drift pn junction, where the electric field reaches the highest value. As a result 
of this, the current density during avalanche breakdown usually flows through the corner of 
the P-Body / N-Drift region (i.e. DUT’s body diode) of the MOSFET. 
 
 
Figure 5.21: Total current distribution during ON state before device enters avalanche 
breakdown 
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Figure 5.22: Total current distribution immediately after device enters avalanche breakdown 
state 
A zoom-in of the current distribution near the corner of the pn region during avalanche 
breakdown up until failure at four different tAV instances of increasing order from (1) to (4) is 
also presented in Figure 5.23. A progressive shift of current from reverse diode towards 
channel is observed. During the first phase of breakdown phenomena, Figure 5.23(1), current 
mainly flows through the corner of the P-Body / N-Drift region corresponding to the location 
where highest electric field density and maximum impact ionization occurs inside the cell. 
However, as the lattice temperature (T) increases during tAV, the current partially also starts 
to flow in and below the channel region, Figure 5.23(2) and (3), aided by the reduction of Vth 
due to consistent temperature increase near P-Body leading to channel activation. At failure, 
Figure 5.23(4), only electron current flows in and below the channel region. The cell 
temperature was simulated to be well above 1000 K at failure. TJ due to really high power 
Depletion Region 
Boundary 
N+ Drain 
P-Body 
Body 
diode 
N+ Source N+ Source 
N-Drift 
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density in such a small device (die size: 3.10 x 3.36 mm) during such short UIS transients could 
easily rise significantly to really high values well above 1000 K. 
 
 
Figure 5.23: Current distribution during avalanche breakdown and failure; Zoomed in; (1) to 
(4) with increasing tAV 
Mixed-mode simulation results for VGS = 20 V (turn-on) and -5 V (turn-off) at failure while 
keeping all the other test conditions constant are included in Figure 5.24. Here, slightly higher 
IAV was required before failure was obtained. Simulations have shown that by using a negative 
VGS to keep the device turned-off helps to better close the channel. Therefore, it takes longer 
(i.e. higher temperature) before the onset of source electron current flowing in and 
underneath the channel. Hence, channel activation is slightly delayed when negative VGS is 
N+ 
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(3) (4) 
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applied allowing the device to sustain a slightly higher IAV and EAV before encountering failure. 
Effect of temperature on Vth has also been investigated experimentally in [100] which also 
partially supports the presented interpretation of Vth lowering which results in current flow in 
and underneath channel at failure as the TJ of DUT increases. Furthermore, choosing a lower 
TCASE will result in higher power dissipation i.e. higher IAV before the device failure takes place 
since longer time would be required to reach the critical lattice temperature responsible for 
the failure. Lastly, all the test conditions at which the simulations were performed are also 
summarised in Table 5.9. 
Table 5.9: Summary of simulation test conditions 
VDD (V) TCASE (°C) VGS (V) LLOAD (µH) 
400 
25 
20V / 0V 
500 
400 20V / -5V 
 
 
Figure 5.24: Simulated UIS drain voltage (VDS) and inductor current (IL) waveforms; VDD = 400 
V; VGS = 20 V (turn-on) and -5 V (turn-off); TCASE = 25 °C; LLoad = 500 µH; At Failure 
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5.3. Discussion 
The overall aim of this chapter was to present a series of experimental results in order to 
extensively characterise SiC power MOSFETs as well as identify device limitations under UIS 
conditions at various different test conditions. In order to achieve this, functional and 
structural characterisation was performed followed by TCAD simulations in order to interpret 
experimental results as well as understand the corresponding underlying physical 
mechanisms responsible for failure when subjected to UIS condition. Tests have been 
presented here on three different device types of similar ratings from different 
manufacturers. Out of the three devices tested, Dev-A and Dev-C possess avalanche 
ruggedness while Dev-B lacks the ability to dissipate energy during avalanche. Also, it is 
apparent that Dev-A DUTs can dissipate EAV up to around 1J depending on test conditions. 
From the experimental and simulation results presented above, following statements about 
avalanche breakdown robustness of SiC power MOSFETs could be said: 
 Dependence on TCASE. Higher TCASE decreases critical IAV value and EAV dissipation at 
failure. As TCASE is increased, the margin required to reach critical TJ during avalanche 
breakdown phase for failure shrinks as also supported by Figure 5.3 and 5.5.  
 Dependence on LLOAD. Decreasing LLOAD worsens EAV capability. As LLOAD is decreased 
while keeping EAV approximately constant, IAV becomes higher and tAV shrinks which 
results in faster TJ rise during avalanche breakdown. Therefore, EAV capability can be 
improved for larger LLOAD values i.e. EAV dissipation rate has an effect on avalanche 
robustness of SiC devices as also demonstrated in Figure 5.6. 
 Dependence on VGS. Lower turn-off VGS results in higher EAV dissipation. Using a 
negative VGS to turn-off the devices slightly improves the avalanche robustness of SiC 
devices allowing relatively higher IAV and EAV before encountering failure as also 
shown in Figure 5.8 – 5.10, 5.19 and 5.24.  
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 The failure mechanism is linked to the lowering of Vth due to really high TJ increase 
because of really high power dissipation within such short durations during 
avalanche breakdown. As a result of this, a progressive shift of current density from 
the body diode to the channel region (flowing into the source) was observed which 
eventually led to failure. After failure, all the current density was flowing in and 
underneath the channel as also shown in Figure 5.20 and 5.23. 
 During the aging test, the DUT degraded when subjected to repetitive UIS pulses as 
interpreted by an increase in Vth, as also illustrated in Figure 5.14. Vth instability in 
SiC power MOSFETs is an ongoing area of research which is plagued by poor SiC/SiO2 
interface and high density of interface traps (Dit). 
 
Figure 5.25: Representation of the drain current temperature coefficient (αT) and electro-
thermal stability in terms of the transfer characteristics 
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Figure 5.26: Threshold Voltage versus TCASE 
Finally, to conclude this chapter, the failure mechanism of SiC power MOSFETs during 
avalanche breakdown is discussed here. As briefly mentioned earlier, the failure mechanism 
is linked to the lowering of Vth due to really high TJ increase during avalanche breakdown. 
Unlike Si, SiC Power MOSFETs have a large range of operating VGS values (up until the zero 
temperature coefficient (ZTC) point) under which it exhibits an unstable electro-thermal 
behaviour. Figure 5.25 shows the typical transfer characteristics of SiC power MOSFETs as well 
as also illustrating the unstable electro-thermal operating region. The electro-thermal stability 
is determined by the drain current temperature coefficient (αT). For the SiC power MOSFET to 
be electro-thermally stable, it should be operated above the ZTC point where αT is positive. 
This instability can result in the formation of hot-spot leading to destructive failure as 
experimentally shown in [41]. Since during avalanche, the device is in the off-state therefore, 
it is in a highly unstable electro-thermal operating region which also explains the formation of 
hot-spot presented in Figure 5.13. During such unstable operation, the temperature 
distribution (i.e. current distribution) within the device could easily become non-uniform 
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resulting in a higher temperature in a small locality than the rest of the device. As a result of 
that, the cells which become hotter in principal should carry more current (i.e. due to Vth 
decrease and an increase of mobility). This process keeps on going until the temperature in 
those small number of cells becomes critical eventually leading to the hot-spot formation and 
going into thermal runaway. Moreover, experimental measurement for Vth versus 
temperature has been included in Figure 5.26 which clearly demonstrate its significant 
decrease as the temperature is increased which is also helpful to understand the flow of 
current in and around channel as observed in simulations.  
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6. Body diode Reliability 
6.1. Experimental Testing and Results 
This section represents all the experimental results on packaged devices in relation to the 
body diode reliability characterisation within an inverter operation stress and static stress 
regime. The test results presented in chapter 6 are on two different DUTs from different 
manufacturers. Some of the important parameters of these devices are summarised in Table 
6.1. 
Table 6.1: Summary of relevant device parameters 
DUT VDS(max) (V) RDS(on) @     
25 °C (mΩ) 
ID @ 100 °C 
(A) 
VF @ IF = 
10A (V) 
Package 
Dev-A [91] 
1200 80 
24 3.3 
TO-247 
Dev-B [92] 28 4.6 
 
TCASE Dependence 
The dependence of case temperature (TCASE) and the applied gate-source voltage (VGS) to turn-
off the device plays a crucial role in the performance of the SiC body diode which is essentially 
a PiN diode. The body diode forward voltage drop (VF) decreases with an increase in case 
temperature (TCASE) since the diode current (IF) has temperature dependence. In other words, 
for a given VF, IF increases with an increase in TCASE. The IF versus VF characteristics at different 
TCASE for Dev-A and Dev-B are presented in Figure 6.1 and 6.2 respectively. These 
characteristics were measured experimentally over five different TCASE = 50 °C, 75 °C, 100 °C, 
125 °C and 150 °C with VGS = -5 V using a Tektronix 371A curve tracer. The apparent shift of IF 
versus VF curve to the left as TCASE is increased clearly demonstrates the dependence on TCASE.     
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Figure 6.1: Illustration of TCASE dependence on IF versus VF characteristics; Dev-A 
 
Figure 6.2: Illustration of TCASE dependence on IF versus VF characteristics; Dev-B 
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VGS Dependence 
Moreover, SiC body diode performance was found to be dependent on the applied VGS to turn-
off the MOSFET channel. If VGS = 0 V is used to turn-off the MOSFET channel, the diode current 
(IF) flowing through the P-Body still flows over the channel region. Therefore, it is required to 
apply a negative VGS voltage to ensure that no current flows over the channel region during 
the diode conduction. The reason primarily is the fact that SiC/SiO2 interface is highly plagued 
with interface traps as also discussed earlier in section 2. As a result of this, the IF/VF 
characteristics would shift due to the degradation of the interface which is not desirable. The 
VGS of around -4 V / -5 V is required to ensure channel is completely turned-off and no diode 
current flows over it. 
The IF versus VF characteristics of Dev-A and Dev-B DUTs at five different VGS voltages are 
presented in Figure 6.3 and 6.4 respectively. These characteristics were measured 
experimentally over five different VGS = 0 V, -2 V, -4 V, -6 V and -8 V with TCASE = 100 °C. The 
apparent shift of IF/VF characteristics to the right as more and more negative VGS is used clearly 
demonstrates the flow of current over the channel. However, it is also clear that after VGS = -
4 V, no apparent change in the characteristics could be observed. Therefore, VGS = -5 V was 
chosen to be the breakoff value after which, even a higher negative VGS didn’t have any further 
effect on IF/VF characteristics. 
The measurements during stress analysis presented later on in this section were also carried 
out with VGS = -5 V. This was necessary to distinguish that the shift of IF/VF characteristics 
observed during the device stress regimes (inverter and static stress) if any is entirely due to 
the degradation of the body diode feature and is not due to the degradation of the SiC/SiO2 
interface.   
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Figure 6.3: Illustration of VGS dependence on IF versus VF characteristics; Dev-A 
 
Figure 6.4: Illustration of VGS dependence on IF versus VF characteristics; Dev-A 
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Inverter Stress 
For stressing the DUTs during an inverter operation, the VDD was chosen to be equal to 600 V 
(half of the rated nominal blocking voltage VDS(max)). The VGS was set to +20 V and -5 V. The 
inverter peak input current IPH(pk) was chosen to be app. 21 A (close to the rated continuous 
current at TCASE = 100 °C). The PWM signals were generated using carrier signal frequency (fSW) 
of 10 kHz and modulating signal frequency of 50 Hz. The amplitude of both these signals was 
selected to obtain a modulation index (M) of 0.6. The dead time between the top and bottom 
switch to avoid shoot-through was selected to be 400 ns as illustrated in Figure 6.5. The 
sinusoidal three-phase output current of the inverter having 50 Hz frequency has been 
included in Figure 6.6. The summary of all the test conditions is included in Table 6.2. 
Table 6.2: Summary of test conditions (Inverter stress) 
VDD (V)  TCASE (°C) VGS (V) td (ns) IPH(pk) (A) fSW (kHz) M 
600 100 +20/-5 400 21 10 0.6 
 
 
Figure 6.5: Gate signal waveforms for top and bottom switch – (S1 and S2) 
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Figure 6.6: Three-phase inverter sinusoidal output current at 50 Hz 
Evolution of body diode forward voltage (VF) and drain leakage current (ILEAK) of Dev-A DUTs 
have been plotted in Figure 6.7 and 6.8 respectively. The definition of VF and ILEAK 
measurements are included in Appendix C. Overall, it has been observed that VF increases 
slightly by about 0.03 V for all the six DUTs as the stress accumulated on the devices within 
the 1000 hours. Moreover, ILEAK showed a slight increase of around 0.2 nA for five out of six 
DUTs tested towards the end, however, no massive shift in this parameter was observed 
during the inverter operation stress testing during the 1000 hours. Similar tests were also 
performed on Dev-B DUTs where no change was observed for these parameters indicating no 
degradation of the body diode feature. Moreover, Dev-A DUTs have also shown great body 
diode performance and manifested no substantial degradation of the features during the 1000 
hours of stress.    
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Figure 6.7: Evolution of body diode forward voltage drop (VF) within inverter stress; Dev-A 
 
Figure 6.8: Evolution of drain leakage current (ILEAK) within inverter stress; Dev-A 
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Static Forward Conduction Stress 
This results presented here are on Dev-A and Dev-B DUTs when subjected to static bias stress. 
Here, the body diode of the MOSFET was forward biased with continuous DC forward current 
(IF) of 10 A supplied using a current source at TCASE = 100 °C. In order to maintain consistency 
in results, a total of 4 different devices were tested in series for each DUT type for a total of 
100 stress hours. The test conditions are summarised in Table 6.3. During the stress, the test 
was stopped at regular intervals and the body diode forward characteristics (IF versus VF) were 
plotted at regular intervals using curve tracer and compared to the characteristics prior to 
stress. The body diode IF/VF forward characteristics for one Dev-A DUT are presented in Figure 
6.9. The other three devices also showed a similar shift in the characteristics and therefore 
are not included here. Initially, VF shifts to the right as can be seen from the measurement at 
24 hours. However, after 72 hours of stress, the curve shifts back to the left overlapping the 
curve at 0 hours demonstrating a relaxation effect. After that, the IF versus VF characteristics 
become stable as can be seen from the measurement at 100 stress hours.   
 
Figure 6.9: Evolution of body diode forward voltage drop (VF) within static stress; Dev-A 
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Table 6.3: Summary of test conditions (Static stress) 
TCASE (°C) VGS (V) Stress Duration (hours) IF (A) - Continuous 
100 -5 100 10 
 
The body diode forward characteristics for Dev-B DUT is shown in Figure 6.10. Once again, 
results are included for only one device and the remaining DUTs showed a similar trend as 
shown in Figure 6.10 and thus not presented here. The IF versus VF curve shifted to the right 
as the stress accumulated on the device as can be seen from the curve at 24 hours stress 
duration. However, the characteristics shift back slightly to the left after further stress as could 
be seen at 72 hours as a result of relaxation effect. The characteristics then became stable as 
could be seen from the measurement at 100 hours. The shift in characteristics towards the 
right implies an increase in forward voltage drop (VF) for the same forward current level (IF).   
 
Figure 6.10: Evolution of body diode forward voltage drop (VF) within static stress; Dev-B 
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6.2. Discussion 
During the operation of an inverter, four different types of stresses that the DUTs undergo 
could be identified. High 
𝑑𝑉
𝑑𝑡
 when the devices are switching is one of them. The other two 
being the body diode forward current conduction and reverse blocking periods. Last but not 
least, is the stress when the body diode forward current has to be diverted when the device 
is turned ON (upon formation of the channel) since this is the case in synchronous 
rectification. Figure 6.11 presents how the typical drain source current flow lines within the 
MOSFET at 3 different time instances would look like within inverter operation. The 3 different 
time instances are as follows: a) forward current conduction of the body diode; b) body diode 
forward current diversion to the channel and c) current conduction through channel when 
device is fully ON and diode completely OFF. For the second case, though small in the case of 
SiC, reverse-recovery current still flows internally in the device. Such current forms a loop 
through the channel and hence, device sees high current spike at that instance.  
 An increasing VF is attributed in various literature to the basal plane dislocations (BPDs) in the 
epitaxial layer, which results in the formation of stacking faults (SF) upon forward biasing of 
SiC PiN diode [101-103]. Positive change in VF is undesirable as it can adversely affect the 
inverter’s performance and efficiency i.e. higher body diode forward voltage drop for the 
same current level. 
The slight increase in ILEAK for Dev-A, Figure 6.8, is contributed not only by the stress of the 
body diode structure but also by the stress imposed when the device undergoes the reverse-
recovery and the reverse bias stress during the MOSFET’s forward voltage blocking periods. 
One possible physical mechanism for increased drain leakage current is the recombination-
induced SFs. The SFs are caused as a result of forward biasing of the body diode which then 
act as recombination centers. These recombination centers introduce electronic states in the 
middle of the bandgap, which, in turn, behave as generation centers when the body diode is 
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reverse biased, causing a higher leakage current [102]. In [104], another possible mechanism 
is discussed for MOSFETs with thin gate oxide layer: is gate-induced ILEAK due to band-to-band 
tunnelling taking place within the depletion region in the gate / drain overlap region when the 
MOSFET is in the blocking state. However, an in-depth physical interpretation of the above-
mentioned mechanisms is beyond the scope of this project study. 
 
(a) – Body diode forward current conduction 
 
(b) – Current diversion from body diode to channel 
 
(c) – Current conduction through the channel 
Figure 6.11: Current flow lines for a MOSFET within inverter 
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Results for Dev-A and Dev-B, presented in Figure 6.9 and 6.10, are in line with the 
interpretations formulated in [101, 102]. It is of interest to note that the body diode 
degradation becomes significant for higher current values as depicted in Figure 6.9 and 6.10 
for static bias stress.  It is really important to take this into account since the body diode of a 
MOSFET deployed in an inverter is forward biased under a wide spectrum of current values. 
Since all the VF measurements for DUTs stressed within the inverter were carried out for IF = 
500 mA (see definition of VF in Appendix C), which is quite close to the knee voltage of the 
body diode, therefore, it might be that the real impact of the stresses on DUTs may be 
somewhat underestimated. Going forward, it would be beneficial to plot ID vs. VF 
characteristics at timely intervals for the devices stressed within the inverter instead to have 
a much better understanding of the VF degradation due to the stresses applied. 
The results presented for the chosen stress conditions on both DUT types demonstrated a 
good performance of the body diode feature in both inverter and static stress operation. The 
static stress results showed a temporary shift in the forward characteristics but then the 
characteristics starting from 72 hours shifted back to 0 hours indicating no substantial 
degradation over the 100 hours of stress. Moreover, as seen in Figure 6.7 and 6.8, that a small 
shift was observed in VF and ILEAK towards the end of the 1000 hours in the inverter stress 
conditions. Therefore, it has to be anticipated that newer test standards need to be developed 
where different stress regimes could be applied unlike for the case of Si. The inverter stress 
was only applied for 1000 hours due to time constraints since tests had to be repeated many 
times. Furthermore, it is required that more tests are carried out with higher TCASE, IPH(PK) and 
VDD to accelerate degradation. 
Lastly, the measurements in Figures 6.1 to 6.4 were performed to demonstrate that the shift 
observed in the parameters is purely due to stress and not due to an error in TCASE and/or VGS. 
As demonstrated by these figures, a significant discrepancy in the value of TCASE and VGS is 
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required in order to observe such shifts which is not possible. Extra care was taken to ensure 
consistency in the applied TCASE and VGS at the time of each measurement to minimise any 
occurrence of errors. 
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7. Conclusion and Future Work 
7.1. Conclusion 
The robustness and reliability investigation of SiC power MOSFETs mainly during short circuit 
and avalanche breakdown operations have been presented here in this project. Such transient 
events are really stressful for the device and may occur on a frequent basis in a given power 
system. Power devices are expected to have a certain degree of robustness to sustain such 
events, sufficient enough to allow the protection circuitry to remove such events. However, if 
such transients are not removed quickly upon occurring, they can also result in destructive 
failure of the device. This project dealt with various different experimental methodologies and 
simulation techniques in order to perform comprehensive electro-thermal device 
characterisation. The project aims to figure out the absolute device limitations using 
functional characterisation followed by structural characterisation in order to try to 
understand the failure mechanism during such events with the help of analysing temperature 
distribution inside the device. Moreover, to complement the experimental results on 
packaged devices and bare die devices, simulations were also carried out to further 
understand the physical mechanism taking place inside the device at failure.  
The short circuit tests show that SiC power MOSFETs have considerable intrinsic robustness.  
Dev-A devices can safely do tSC ≥ 10 µs at low voltages up to around VDD ~ 500 V. Above this 
VDD, devices are not capable of withstanding the minimum short circuit duration requirement 
of 10 µs. The usual industrial requirement for a power device is to at least do 10 µs at two-
thirds of the rated VDS(max). None of the device types tested are able to meet this requirement, 
however, SC robustness of Dev-B DUT is slightly better than the other 2 devices.  
Two prominent precursors of failure were identified for SC operation i.e. change in current 
slope before device turn-off and appearance of current tails after device turn-off. However, if 
the tSC during the tests was increased further, the device eventually failed or degraded. Here, 
- 144 - 
 
two different failure modes were identified which were distinguished by the power levels 
during SC. For lower power levels during SC, the device experiences slower temperature 
dynamics hence allowing enough time for the constituent features of the device’s surface (i.e. 
metallization and/or passivation layer) to degrade resulting in a significant decrease in the 
resistance/impedance between gate and source terminals. Here, it is important to note that 
limitations due to packaging-related issues are responsible for device degradation and it is not 
due to the semiconductor material itself. In this case, gate leakage current significantly 
increased and the current during SC pulse also decreased. The decrease in the SC current could 
be understood better when reference is made to the thermal maps showing a decrease in 
temperature for a cluster of cells indicating that those cells cease to conduct current. Here, 
upon a decrease in SC current, the device was regarded as being degraded and not fit for 
purpose anymore. This failure was defined as a soft failure. In the other case, for higher power 
levels, the device failed destructively with an uncontrollable sharp increase in the drain 
current after device turn-off. For higher power levels, the temperature increase inside the 
device is faster such that it reaches the critical temperature to give significant drain leakage 
current eventually resulting in thermal runaway. For tests at high power levels, thermal maps 
showed the formation of the hotspot in a really small localized number of cells. Those cells 
drain more current than the remaining cells and hence temperature in those small number of 
cells increases further and eventually, the critical temperature is reached and the device 
undergoes thermal runaway. This failure was termed as a hard failure. 
Aging tests for short circuit also showed signs of degradation for the device. Upon consistent 
dissipation of power during SC, the SC current decreased in value as the stress accumulated 
on the device and it eventually stabilized after few hundreds of pulses. Once again, the 
decrease in the SC current was found to be linked to an increase of the gate leakage current 
and the overall on-state resistance. Repetitive stress on the device also resulted in a decrease 
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of the gate-source voltage indicating a severe degradation of the gate structure i.e. increase 
in the total gate to source resistance.  
Simulation results have shown that the hole current flowing between N-Drift and P-Body is 
responsible for the current tail at turn-off. The high electric field present in the N-Drift region 
generates hole carrier which moves upwards to the top of the device. The hole carriers 
eventually punch through the P-Body / N-Drift region resulting in the flow of hole current. 
Once the generated hole carriers are removed, the current tail disappears and goes to zero. 
However, when the magnitude of hole current becomes critical, the device enters thermal 
runaway as identified by the sharp increase of the drain current after device turn-off.  
Avalanche robustness of power devices is usually tested using an unclamped inductive 
switching test setup. Out of the three type of SiC power MOSFETs tested, two of them (Dev-A 
and Dev-C) possess substantial avalanche ruggedness. However, Dev-B lacked avalanche 
ruggedness and it failed immediately after it entered breakdown. Dev-A DUTs are capable of 
dissipating avalanche energy of up to 1 J demonstrating an acceptable good performance of 
the body diode. Similarly, Dev-C DUTs also demonstrate a good degree of avalanche 
robustness. An important thing to be noted here is the big difference in the actual breakdown 
of all three devices. The breakdown voltages of Dev-A, Dev-B, and Dev-C are approximately 
1800 V, 2300 V, and 1400 V respectively. It is due to different N-Drift doping concentrations 
and their thicknesses used in all three devices which tends to define this feature of a power 
device. 
The failure of SiC power MOSFETs during avalanche breakdown is characterised when the 
device loses its ability to block voltage. As a result, when failure happens, the breakdown 
voltage goes down to zero indicating a short between all three terminals. When this happens, 
the current starts to increase again (i.e. current slope changes sign and its value) as dictated 
by the inductor value. Moreover, tests performed on bare dies showed a formation of hotspot 
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close to the source pad. Two possible mechanisms behind hot-spot formation could either be 
thermal runaway or activation of the parasitic BJT and the latter case being highly unlikely to 
occur in SiC transistors due to its wide energy bandgap. Moreover, as also discussed in chapter 
2, during avalanche breakdown, the devices operate within a highly electro-thermally 
unstable region where the occurrence of hot-spots i.e. thermal runaway is very highly likely. 
The simulations have demonstrated that during failure, the electron current begins to flow in 
and underneath the channel as a consequence of really high lattice temperature inside the 
device which resulted in a decrease of the threshold voltage. This has been supported by the 
experimental analysis of devices during avalanche breakdown under different VGS values along 
with measurement of Vth versus temperature. Moreover, no signs of parasitic BJT activation 
were observed during simulations. Low gain of the parasitic BJT and the superior properties 
of SiC suppresses the BJT activation for the ensuing power and temperature levels in this 
study. Therefore, the failure is as a result of electron leakage current flowing between the N-
Drift and N+ Source region. 
As such, aging tests didn’t show any change in the current and voltage waveforms during 
operation. However, to monitor the device degradation, Vth was regularly monitored which 
showed a positive increase in its value as the stress accumulated on the DUT. The shift in Vth 
is usually attributed to the high density of interface traps at the SiC/SiO2 interface. 
Body diode reliability study carried out on Dev-A and Dev-B DUTs showed great performance 
of the body diode feature with no substantial degradation of the monitored electrical 
parameter. The IF/VF curve initially shifted to the right but eventually returned back to its 
original curve prior to stress at 0 hours as a result of stress relaxation effect. 
Overall, the SiC MOSFETs types tested here showed a considerable amount of robustness 
during these transient events. However, there is still clearly an area for improvement as these 
devices do not meet the SC withstand criteria of the industry. Moreover, many potential 
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features of SiC MOSFETs are still limited due to packing related issues. Indeed, newer 
packaging technologies are also needed to fully exploit the benefits of SiC transistors. 
7.2. Contribution 
An innovative approach was implemented to develop a methodology in order to perform a 
detailed device characterisation consisting of experimental measurements (functional 
characterisation), IR measurements (structural characterisation) and electro-thermal 
simulations. The developed methodology was used to determine the absolute device 
limitations within SC and avalanche breakdown operation for SiC power MOSFETs as well as 
to better understand the underlying failure mechanisms within these modes of operation. The 
IR measurements provided a lot of useful information about the evolution of temperature 
distribution inside the device (non-uniform temperature distribution and formation of 
hotspots at failure) leading up to failure. Moreover, electro-thermal simulations gave an in-
depth insight into the physical mechanisms responsible for the failure. In this thesis, 2 
different temperature related failure mechanisms (Type I – Thermal Runaway and Type II – 
Increased gate leakage current (Degradation)) have been proposed for SC operation which 
can be distinguished by the input voltage (VDD). For avalanche breakdown operation, failure 
has been associated with increased leakage current in and around the channel region which 
is dependent on the gate-source (VGS) voltage used to keep the device turned off. An 
investigation into the stability of the body diode feature of SiC power MOSFETs has also been 
presented in the thesis. Body diode feature demonstrated great performance with no 
substantial degradation in the monitored electrical parameters. 
7.3. Future Work 
Device characterisation is a critical area of research as newer SiC device technologies are 
expected to emerge onto the market over the next few years as device manufacturing 
technology is advancing rapidly. SiC power MOSFETs with a voltage rating of 3.3 kV and 6.5 kV 
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are already on the market and such investigations also need to be extended for those devices 
to point out their absolute device operational limitations as well as the stability of electrical 
device parameters. Moreover, as the densities of defects in the wafer reduce with time, the 
trend continues towards manufacturing devices with higher voltage and current rating i.e. 
bigger die sizes. It is also expected that 10 kV SiC power MOSFETs are also not far away from 
becoming a commercial reality in the next few years. Furthermore, GaN transistors have also 
started to make their way onto the market, therefore, similar studies are also needed for their 
robustness investigation and technology maturity.  
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A. Appendix A 
Parameters used for Arora mobility model: 
Electrons: 
Amin = 22.83; αm = -0.536; Ad = 53.92; αd = -2.2 
AN = 2 x 1017; αn = 0.72; Aa = 0.76; αa = 0.722 
Holes: 
Amin = 0; αm = -0.57; Ad = 113.5; αd = -2.6 
AN = 2.4 x 1018; αn = 2.9; Aa = 0.69; αa = -0.2 
Parameters for fixed charges and interface traps: 
Positive fixed charges QF = 2.68 x 1012 cm-2; 
Acceptor like traps QA = 7 x 1011 cm-2; 
E0 = 0.18 eV; ES = 0.1 eV; 
A uniform energetic distribution of traps was implemented as presented below: 
E0 – 0.5ES < E < E0 + 0.5ES 
where E0 is the central energy for the trap distribution from the conduction band EC 
Parameters for OkutoCrowell Model 
Electrons: 
a = 0.1; b = 6.346 x 106; c = 0; d = 0; gamma = 1; delta = 2 
Holes: 
a = 4.828 x 106; b = 1.334 x 107; c = 0; d = 0; gamma = 0; delta = 1 
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B. Appendix B 
MATLAB code for energy calculations for SC and UIS tests: 
% Trapezoidal numerical integration 
% Power calculation 
% Supposing V and I (and hence P) are column vectors 
 
P=V.*I; 
 
% Energy calculation 
% ending_value corresponds to index of the last element  
% Vector I before current start to rise vertically for SC 
% Vector I until current goes to zero for UIS 
 
E=trapz(t(1:ending_value,1),P(1:ending_value,1)) 
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C. Appendix C 
For the body diode forward voltage drop measurement, the measurement was done with VGS 
= -5V and IF = 500mA. The voltage applied between source and drain was increased until the 
ammeter read 500mA.   
 
Figure C.1: Measurement circuit for body diode forward voltage drop (VF) 
The ILEAK measurement was carried out at VDS = 960V with gate and source shorted. At that 
applied voltage, the current value read from the ammeter was the drain leakage current.  
 
Figure C.2: Measurement circuit for drain leakage current (ILEAK)  
